Original Article

Novel GaAs-on-Si MOSFET: A Breakthrough in Analog Performance over Conventional Si MOSFET

Ashish Vilas Jawake¹, Suresh Damodar Shirbahadurkar²

**1,2Department of Electronics and Telecommunication Engineering, ZES's Zeal College of Engineering and Research, Narhe, Pune, India.*

¹Corresponding Author : ashishjwk@gmail.com

Received: 09 July 2024 Revised: 19 August 2024 Accepted: 10 September 2024 Published: 30 September 2024

Abstract - The paper introduces a novel Gallium Arsenide on Silicon (GaAs-on-Si) MOSFET, formed by epitaxial deposition of a Galium Arsenide (GaAs) layer on a silicon substrate. This device offers significant improvements in analog performance over conventional Silicon MOSFETs, with a 40% increase in on-state current (ION) due to the higher electron mobility of GaAs. The paper provides a comparative analysis of the electrical characteristics and performance parameters, demonstrating the superiority of the GaAs-on-Si MOSFET. The device structure utilizes a planar configuration with GaAs as the channel material on a Si substrate fabricated through a cost-effective Molecular Beam Epitaxial (MBE) process. The study highlights enhanced analog performance metrics, making the GaAs-on-Si MOSFET a promising candidate for high-frequency and analog applications. The findings suggest that integrating GaAs with established Si technology can lead to significant advancements in semiconductor devices, offering better performance for analog integrated circuits and Radio Frequency (RF) applications. The fabrication process and detailed performance analysis underscore the potential of this novel device in advancing semiconductor technology, inspiring optimism for the future of semiconductor research and development.

Keywords - GaAs-on-Si MOSFET, Analog characteristics, Gate capacitance, Unity gain frequency, Output transconductance.

1. Introduction

Silicon (Si) has long been the cornerstone of the semiconductor industry due to its advantageous properties. However, as the demand for high-performance devices increases, the limitations of silicon, particularly its electron mobility, become more pronounced. Researchers have turned to materials with higher electron mobility, such as GaAs, to enhance device performance. With its superior electron mobility, GaAs are a promising candidate for replacing or complementing silicon in specific applications. To harness the benefits of GaAs while maintaining the advantages of silicon, a novel device named GaAs-on-Si MOSFET has been proposed. This device involves the epitaxial deposition of a GaAs layer on a silicon substrate, combining the high electron mobility of GaAs with the well-established silicon technology. This device structure's Molecular Beam Epitaxial (MBE) process offers a cost-effective method to enhance device performance. Previous studies have shown that this approach can significantly increase ION and other key performance metrics.

The analog performance parameters, such as C_{GG} , F_T , G_M , and the G_M/I_D ratio, are critical indicators of a MOSFET's suitability for high-frequency and analog applications. In the proposed GaAs-on-Si MOSFET, a reduction in C_{GG} is

observed due to the lower insulating area generated between the inversion layer and the substrate, resulting from the deposition of GaAs on Si [6, 7]. This lower capacitance is beneficial for high-frequency applications, as it minimizes the capacitive loading effects, thereby enhancing the device's speed $[8, 9]$. F_T is another vital parameter that indicates the frequency at which the transistor's current gain drops to unity. The GaAs-on-Si MOSFET exhibits a higher F_T compared to conventional Si MOSFETs, primarily due to the higher electron mobility of GaAs, which facilitates faster switching [10, 11]. This improvement in F_T is significant for RF applications, where high-frequency performance is essential. Additionally, the higher F_T ensures better performance in analog circuits, where bandwidth and speed are critical [12, 13].

G^M and the *G*M/*I*^D ratio are measures of a MOSFET's efficiency in converting gate voltage changes into drain current changes. The proposed GaAs-on-Si MOSFET shows a notable improvement in *G*M, indicating a more efficient control of the I_D by the gate voltage (V_G) [14, 15]. The greater electron mobility in the GaAs channel is the leading cause. Moreover, the subthreshold region's G_M/I_D ratio is enhanced, which is particularly advantageous for low-power analog applications [16]. The higher G_M/I_D ratio in the subthreshold region implies that the device can achieve significant current drive with minimal power consumption, making it ideal for power-sensitive applications [17]. The GaAs-on-Si MOSFET's improved performance is mainly dependent on its manufacturing method. The use of MBE for depositing GaAs on Si ensures a high-quality and uniform GaAs layer, which is essential for achieving the desired electrical characteristics [18, 19].

The subsequent steps, including ion implantation for source and drain formation, gate oxide layer creation, and metallization, are carried out meticulously to maintain the GaAs layer's integrity and ensure optimal device performance [20, 21]. Carefully controlling these fabrication steps minimizes defects and dislocations, which could otherwise degrade the device's performance [22, 23].

The comparative analysis of the GaAs-on-Si MOSFET with conventional Si MOSFETs underscores the advantages of using GaAs as the channel material. GaAs' higher electron mobility enhances I_{ON} and improves other analog performance parameters, making the GaAs-on-Si MOSFET a promising candidate for high-frequency and analog applications [24, 25]. Integrating GaAs with silicon through MBE offers a feasible and cost-effective solution for achieving these performance improvements without sacrificing silicon technology's scalability and manufacturing advantages [26, 27]. Apart from these electrical properties, the effect of the GaAs-on-Si MOSFET on the device's overall performance is remarkable. Studies have shown that the device exhibits lower power consumption while maintaining high-speed operation, making it suitable for high-performance and energy-efficient applications [28, 29]. The enhanced thermal stability of GaAs also contributes to the device's robustness, enabling it to operate reliably under a wide range of temperatures [30, 31]. This characteristic is essential for applications in harsh environments where thermal management is critical.

Furthermore, the GaAs-on-Si MOSFET's potential for integration into existing silicon-based fabrication processes presents a significant advantage. This compatibility allows for the adoption of GaAs-on-Si technology in current semiconductor manufacturing without requiring extensive modifications, thereby reducing production costs and time [32, 33]. This approach's scalability guarantees that GaAs' advantages may be applied to various applications, including sophisticated communication systems and consumer electronics [34, 35]. The GaAs-on-Si MOSFET represents a significant advancement in semiconductor technology, offering superior performance for analog and high-frequency applications. The higher electron mobility of GaAs, combined with the well-established silicon technology, results in a device that outperforms conventional Si MOSFETs in key analog performance metrics. The careful fabrication process and the detailed performance analysis highlight the potential of the GaAs-on-Si MOSFET to revolutionize the semiconductor industry, paving the way for more efficient and high-performance electronic devices [36, 37].

Integrating GaAs with silicon through MBE offers a viable path for future innovations, ensuring that the semiconductor industry can continue to meet the growing demands for higher performance and energy efficiency.

2. Methods

2.1. Proposed Device Structure

To introduce the novel GaAs-on-Si MOSFET, we propose a planar structure that utilizes GaAs as the channel material while the substrate is composed of Si. This hybrid configuration leverages the high electron mobility of GaAs for improved device performance, particularly in terms of I_{ON} . The GaAs-on-Si MOSFET's cross-section is shown in Figure 1, which also includes spacers and gate oxide.

The main components of the MOSFET are the gate, source, drain, and channel regions. The spacers are strategically placed to mitigate Short-Channel Effects (SCE), enhancing the device's reliability and performance. By adopting GaAs for the channel and maintaining the Si substrate, the design capitalizes on the strengths of both materials, optimizing electron mobility and leveraging established Si fabrication techniques.

Device design and simulation were conducted using the Cogenda Visual TCAD tool to ensure precise modeling of the electrical characteristics and performance metrics. The parameters used for the GaAs-on-Si MOSFET are detailed in Table 1, which includes greater doping concentrations in the source and drain areas to assess worst-case SCE situations.

This meticulous design allows for a meaningful comparison with conventional Si MOSFETs, as all device dimensions were consistent. The simulations focused on key analog performance parameters such as G_M , F_T , C_{GG} , and the G_M/I_D ratio. The F_T and the I_D are calculated by using the following equations:

$$
I_D = \frac{\mu w c}{L} \left(V_{GS} - V_T - \frac{V_{DS}}{2} \right) V_{DS} \tag{1}
$$

$$
F_T = \frac{G_M}{2\pi (c_{gs} + c_{gd})} \tag{2}
$$

Here, *W* is the width of the transistor, μ is mobility, *C* is the specific capacitance of the gate, *L* is the length of the transistor, V_{GS} is the gate-source voltage, V_{DS} is the drainsource voltage, and V_T is the threshold voltage. The results demonstrate the superior performance of the GaAs-on-Si MOSFET, showcasing its potential for high-frequency and analog applications while maintaining compatibility with existing Si-based fabrication processes.

Fig. 1 GaAs-on-Si MOSFET planar structure

2.2. Fabrication Process

A crucial step in analyzing a novel MOSFET, i.e., fabrication process flow, is shown in Figure 2. Si wafer formation is the first step of fabrication. A conventional method was used with a neat and clean environment. After that, wafer cleaning should be done to remove extra pores in a wafer and to prevent leakage or other physical problems. On a cleaned Si wafer surface, a GaAs material has been deposited through MBE, which forms an island pattern of GaAs on a Si wafer. MBE was chosen from various methods [2], [3], [4], [5] of deposition of GaAs on Si material due to its low cost and wide use. Double deposition of GaAs was carried out to reduce that island pattern, resulting in a uniform surface. Ion implantation was used to process source/drain doping, particularly on GaAs material. Later on, after gate oxide layer formation, the gate was made with n-type poly-silicon. On the sidewalls of the gate, nitride spacers were implanted to reduce various effects like the hot electron effect, gate-induced drain leakage, punch-through, etc. Metallization is the final step in a fabrication process, including forming contacts at various terminals.

3. Results

The transfer characteristics of the proposed GaAs-on-Si MOSFET compared to a conventional Si MOSFET are shown in Figure 3. The graph plots the I_D as a function of both devices' V_{GS} . The ID is measured in amperes per micrometer $(A/\mu m)$ and is shown on the y-axis, while the VGS in volts (V) is presented on the x-axis. Red circles represent the data for the GaAs-on-Si MOSFET, and blue triangles indicate the data for the Si MOSFET. Both devices were tested with a gate length (L_G) of 200 nm and V_{DS} of 50 mV.

Fig. 2 Schematic diagram illustrating the fabrication process

Fig. 3 I_D vs V_{GS} characteristics of GaAs-on-Si and Si MOSFETs at V_{DS} **50 mV.**

*L***G = 200 nm**

The graph demonstrates a significant difference in performance between the two devices. The GaAs-on-Si MOSFET shows a much higher drain current at positive V_{GS} than the Si MOSFET. Specifically, the GaAs-on-Si MOSFET achieves a higher I_D even at lower V_{GS} , which indicates its superior electron mobility and enhanced *I*_{ON}. The Si MOSFET, in contrast, exhibits a lower drain current throughout the range of V_{GS} , reflecting its lower electron mobility. This substantial increase in I_D for the GaAs-on-Si MOSFET highlights its potential for applications requiring high current drive and improved performance, making it a promising candidate for analog and high-frequency circuits. The higher mobility of electrons in GaAs contributes to this enhanced performance, underscoring the advantages of integrating GaAs with silicon technology.

The variation of C_{GG} as a function of V_{GS} for both GaAs-on-Si and conventional Si MOSFETs, with *L*_G of 200 nm, is presented in Figure 4. The C_{GG}, measured in femtofarads per micrometer ($fF/\mu m$), is plotted on the y-axis, while the V_{GS} in volts (V) is shown on the x-axis. Red circles represent the data for the GaAs-on-Si MOSFET, and blue triangles indicate the data for the Si MOSFET. The graph shows that the *C*_{GG} of both devices increases with increasing *V*GS. However, there are notable differences between the two. At lower *V_{GS}* values, the Si MOSFET exhibits a higher C_{GG} compared to the GaAs-on-Si MOSFET. As V_{GS} increases, the C_{GG} for both devices continues to rise. Still, the rate of increase is steeper for the Si MOSFET until it saturates at around 0.4 V.

Beyond this point, the *C*_{GG} of the Si MOSFET remains relatively constant, while the C_{GG} of the GaAs-on-Si MOSFET shows a more gradual increase. This behavior can be attributed to the difference in material properties between GaAs and Si. The lower C_{GG} of the GaAs-on-Si MOSFET indicates a reduced capacitive loading effect, which is advantageous for high-frequency applications as it can enhance the device's speed. The reduced C_{GG} in the GaAs-onSi MOSFET is likely due to the lower insulating area between the inversion layer and the substrate, resulting from the GaAs deposition on the Si substrate. Due to this feature, the GaAson-Si MOSFET is a better option than the traditional Si MOSFET for high-speed and high-frequency analog applications.

The variation of G_M and the G_M/I_D ratio as V_{GS} functions for both GaAs-on-Si and conventional Si MOSFETs, with an L_G of 200 nm, is shown in Figure 5. Plotting the G_M/I_D ratio, expressed in volts inverse (V^{-1}) , on the left y-axis corresponds to the G_M millisiemens per micrometer (mS/ μ m) measurement on the right y-axis. The V_{GS} in volts (V) is shown on the xaxis. Red circles represent the data for the GaAs-on-Si MOSFET, and blue triangles indicate the data for the Si MOSFET. The G_M curve demonstrates how efficiently the device can convert gate voltage changes to drain current changes. The G_M/I_D ratio indicates the efficiency of the current drive per gate drive unit, an essential parameter for analog and low-power applications. For the G_M/I_D ratio, the GaAs-on-Si MOSFET exhibits significantly higher values at lower V_{GS} , indicating superior efficiency in the subthreshold region. This higher G_M/I_D ratio at low V_{GS} suggests that the GaAs-on-Si MOSFET is more efficient in converting gate voltage changes to drain current in low-power operations. The G_M/I_D ratio decreases as V_{GS} increases for both devices, but the GaAs-on-Si MOSFET maintains a higher ratio throughout the range, signifying better overall efficiency.

Fig. 5 Variation of G_M **as well as** G_M/I_D **ratio with** V_{GS} **for GaAs-on-Si and Si MOSFETs for** *L***G=200 nm**

Regarding G_M, the GaAs-on-Si MOSFET shows a marked improvement over the Si MOSFET as V_{GS} increases. The G_M of the GaAs-on-Si MOSFET rises steadily with increasing V_{GS} , reaching higher values than the Si MOSFET. This suggests that the GaAs-on-Si MOSFET, essential for high-performance analog applications, has more reliable control over the drain current with gate voltage modulation. The regions highlighted by ellipses in the figure indicate the distinct performance differences between the two devices. At lower *V*_{GS} values, the GaAs-on-Si MOSFET's higher G_M/I_D

ratio suggests it is more efficient in low-power applications. In comparison, at higher V_{GS} values, the increased G_M demonstrates its capability for high-performance operations.

Overall, the GaAs-on-Si MOSFET outperforms the conventional Si MOSFET in both G_M and G_M/I_D ratios across the tested range of V_{GS} . This superior performance can be attributed to the higher electron mobility in GaAs, which enhances the device's transconductance and efficiency. The findings show that GaAs-on-Si MOSFETs have great promise for high-performance and low-power analog applications and offer many benefits over conventional Si MOSFETs.

Figure 6 displays the F_T variation as a V_{GS} function for both GaAs-on-Si and conventional Si MOSFETs, with a gate L_G of 200 nm. The F_T , measured in gigahertz (GHz), is plotted on the y-axis, while the V_{GS} , in volts (V), is shown on the xaxis. Red circles represent the data for the GaAs-on-Si MOSFET, and blue triangles indicate the data for the Si MOSFET.

The graph reveals a clear performance distinction between the two devices. As the V_{GS} increases, the F_{T} of both devices rises, but the GaAs-on-Si MOSFET consistently exhibits a higher F_T than the Si MOSFET across the entire range of *V_{GS}* values.

Specifically, the F_T of the GaAs-on-Si MOSFET reaches up to approximately 55 GHz, whereas the Si MOSFET achieves a maximum F_T of around 35 GHz. The significantly higher F_T of the GaAs-on-Si MOSFET indicates its superior high-frequency performance, attributed to the higher electron mobility of GaAs. This fabulous F_T is essential for applications like RF and microwave circuits that demand quick switching and high-speed operation.

The GaAs-on-Si MOSFET's enhanced F_T demonstrates its potential to outperform conventional Si MOSFETs in highfrequency applications, making it a promising candidate for advanced analog and RF technologies.

Figure 7 illustrates how the output resistance and transconductance change when *V*_{GS} operates for GaAs-on-Si and traditional Si MOSFETs with a gate L_G of 200 nm. The left y-axis displays the output resistance, which is expressed in mega-ohms $(M\Omega)$, and the right y-axis displays the output transconductance (G_M) , which is described in millisiemens per micrometer (mS/ μ m). The V_{GS} , in volts (V), is indicated on the x-axis. Red circles represent the data for the GaAs-on-Si MOSFET, and blue triangles mark the data for the Si MOSFET. The graph demonstrates that as V_{GS} increases, the two types of MOSFETs show significant differences in output resistance and transconductance behavior. For the output resistance, the GaAs-on-Si MOSFET exhibits a higher resistance at lower *V*_{GS} values than the Si MOSFET. As *V*_{GS} increases, the output resistance of the GaAs-on-Si MOSFET decreases more rapidly than that of the Si MOSFET, eventually becoming lower than the Si MOSFET at higher V_{GS} values. This indicates that the GaAs-on-Si MOSFET can maintain high resistance at low gate voltages, which is beneficial for specific analog applications requiring high impedance.

Conversely, for *G*_M, the GaAs-on-Si MOSFET shows a more pronounced increase as V_{GS} rises, reaching higher values than the Si MOSFET. The higher G_M of the GaAs-on-Si MOSFET at elevated V_{GS} values indicates that it is more effective in converting gate voltage changes into drain current changes, which is crucial for high-performance analog applications. The regions highlighted by ellipses in the figure underscore the superior performance of the GaAs-on-Si MOSFET, with significantly higher G_M and lower output resistance at specific *V*_{GS} values than the Si MOSFET. The combination of higher output transconductance and lower output resistance at higher *V*_{GS} values makes the GaAs-on-Si MOSFET a more suitable candidate for applications requiring efficient current control and high output drive capabilities. These characteristics are particularly advantageous in analog and RF circuits where high transconductance and low resistance are critical for achieving optimal performance.

Fig. 7 Variation in output resistance as well as transconductance for different V_{GS} and $V_{DS} = 0$ to 1 V

In summary, the figure clearly shows that the GaAs-on-Si MOSFET outperforms the conventional Si MOSFET in terms of both output resistance and transconductance. The higher electron mobility of GaAs contributes to this improved performance, making the GaAs-on-Si MOSFET a promising option for advanced electronic applications that demand superior analog and RF characteristics.

4. Discussion

The GaAs-on-Si MOSFET presented in this study demonstrates significant improvements in analog performance compared to conventional Si MOSFETs, attributed to GaAs' higher electron mobility. The electrical characterization and performance analysis results reveal that the proposed device exhibits a 40% increase in I_{ON} , lower C_{GG} , higher F_T , and improved G_M and G_M/I_D ratio. These enhancements are critical for analog and high-frequency applications. The transfer characteristics (see Figure 3) indicate that the GaAs-on-Si MOSFET achieves a higher I_D at lower V_{GS} than the Si MOSFET. This substantial increase in I_D highlights the superior electron mobility of GaAs, which enables higher current drive capabilities. The advantage of adopting GaAs is further highlighted by the reduction in C_{GG} (see Figure 4), which reduces capacitive loading effects and increases device speed, making it more appropriate for high-frequency applications. Because GaAs were epitaxially deposited on the Si substrate, there was less insulating space between the substrate and the inversion layer, so the GaAs-on-Si MOSFET had a lower gate capacitance.

With gate voltage modulation, the GaAs-on-Si MOSFET provides more effective control of the drain current, as seen by the fluctuation in G_M and the G_M/I_D ratio (see Figure 5). The higher G_M/I_D ratio at lower V_{GS} values indicates superior efficiency in low-power operations, making the device ideal for power-sensitive applications. The increased G_M at higher *V*GS values confirms the device's capability for highperformance analog applications. The unity gain frequency (F_T) results (see Figure 6) further validate the high-frequency potential of the GaAs-on-Si MOSFET, with F_T values significantly higher than those of the Si MOSFET. This enhancement is crucial for RF and microwave circuits, where fast switching and high-speed operation are essential. The analysis of output resistance and transconductance (see Figure 7) reveals that the GaAs-on-Si MOSFET maintains high resistance at low gate voltages while achieving lower resistance and higher transconductance at higher *V*_{GS} values than the Si MOSFET. This combination of characteristics makes the GaAs-on-Si MOSFET particularly suitable for applications requiring efficient current control and high output drive capabilities, such as analog and RF circuits.

The GaAs-on-Si MOSFET's superior performance in crucial analog and high-frequency metrics, including I_{ON} , C_{GG} , F_T , G_M , and G_M/I_D ratio, highlights its potential as a promising candidate for advanced semiconductor applications. Integrating GaAs with silicon technology via a cost-effective Molecular Beam Epitaxial (MBE) process ensures compatibility with existing fabrication processes while offering significant performance improvements. These findings suggest that the GaAs-on-Si MOSFET can revolutionize the semiconductor industry, paving the way for more efficient and high-performance electronic devices.

The GaAs-on-Si MOSFET delivers enhanced performance over traditional Si MOSFETs, primarily due to GaAs's superior electron mobility, which significantly boosts the I_{ON} and G_M . Lower C_{GG} reduces capacitive loading, leading to quicker switching and greater efficiency in highfrequency contexts. Furthermore, the device achieves a higher *F*T, making it well-suited for RF and microwave applications. The precise application of MBE guarantees a high-quality GaAs layer, further elevating the device's capabilities. These advancements indicate that GaAs-on-Si MOSFETs surpass the performance of cutting-edge Si MOSFETs in essential analog and high-frequency parameters, presenting a compelling option for sophisticated electronic systems.

5. Conclusion

The GaAs-on-Si MOSFET introduced in this study represents a significant breakthrough in semiconductor technology by combining the high electron mobility of GaAs with the established silicon substrate using a cost-effective MBE process. The proposed device demonstrates superior performance over conventional Si MOSFETs, with a 40% increase in I_{ON} , lower gate capacitance C_{GG} , higher F_T , and improved G_M and G_M/I_D ratio. These enhancements are crucial for high-frequency and analog applications, providing faster switching speeds, higher current drive, and efficient power usage. The GaAs-on-Si MOSFET's compatibility with existing silicon-based fabrication processes ensures scalability and cost efficiency. Overall, this study highlights the potential of GaAs-on-Si MOSFETs to revolutionize the semiconductor industry, offering a promising solution for advanced, highperformance electronic devices.

References

- [1] Ravi Droopad et al., "Development of GaAs-Based MOSFET Using Molecular Beam Epitaxy," *Journal of Crystal Growth*, vol. 301-302, pp. 139-144, 2007. [\[CrossRef\]](https://doi.org/10.1016/j.jcrysgro.2006.11.190) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Development+of+GaAs-based+MOSFET+using+molecular+beam+epitaxy&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/S0022024806014436)
- [2] IEEE International Roadmap for Semiconductors Devices and Systems, IRDS IEEE, 2020, [Online]. Available: https://irds.ieee.org/.
- [3] P.J. Taylor et al., "Optoelectronic Device Performance on Reduced Threading Dislocation Density GaAs/Si," *Journal of Applied Physics*, vol. 89, no. 8, pp. 4365-4375, 2001. [\[CrossRef\]](https://doi.org/10.1063/1.1347000) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Optoelectronic+device+performance+on+reduced+threading+dislocation+density+GaAs%2FSi&btnG=) [\[Publisher Link\]](https://pubs.aip.org/aip/jap/article-abstract/89/8/4365/484955/Optoelectronic-device-performance-on-reduced?redirectedFrom=fulltext)
- [4] D. Bhattacharya, "Gallium Arsenide Digital Integrated Circuits," *Bulletin of Materials Science*, vol. 13, pp. 135-150, 1990. [\[CrossRef\]](https://doi.org/10.1007/BF02744867) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Gallium+arsenide+digital+integrated+circuits&btnG=) [\[Publisher Link\]](https://link.springer.com/article/10.1007/BF02744867)
- [5] Jae-Seong Park et al., "Heteroepitaxial Growth of III-V Semiconductors on Silicon," *Crystals*, vol. 10, no. 12, pp. 1-36, 2020. [\[CrossRef\]](https://doi.org/10.3390/cryst10121163) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Heteroepitaxial+growth+of+III-V+semiconductors+on+silicon%2C&btnG=) [\[Publisher Link\]](https://www.mdpi.com/2073-4352/10/12/1163)
- [6] Massimo Gurioli et al., "Droplet Epitaxy of Semiconductor Nanostructures for Quantum Photonic Devices," *Nature Materials*, vol. 18, pp. 799-810, 2019. [\[CrossRef\]](https://doi.org/10.1038/s41563-019-0355-y) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Droplet+epitaxy+of+semiconductor+nanostructures+for+quantum+photonic+devices%2C&btnG=) [\[Publisher Link\]](https://www.nature.com/articles/s41563-019-0355-y)
- [7] Hemant Pardeshi et al., "Investigation of Asymmetric Effects Due to Gate Misalignment Gate Bias and Underlap Length in III–V Heterostructure Underlap DG MOSFET," *Physica E: Low-dimensional Systems and Nanostructures*, vol. 46, pp. 61-67, 2012. [\[CrossRef\]](https://doi.org/10.1016/j.physe.2012.09.011) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Investigation+of+asymmetric+effects+due+to+gate+misalignment+gate+bias+and+underlap+length+in+III%E2%80%93V+heterostructure+underlap+DG+MOSFET&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/S1386947712003736)
- [8] Ganesh C. Patil, and S. Qureshi, "Scalability and RF Performance of Nanoscale Dopant Segregated Schottky Barrier SOI MOSFET," *TENCON 2010 - 2010 IEEE Region 10 Conference*, Fukuoka, Japan, pp. 1921-1926, 2010. [\[CrossRef\]](https://doi.org/10.1109/TENCON.2010.5686438) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Scalability+and+RF+performance+of+nanoscale+dopant+segregated+Schottky+barrier+SOI+MOSFET%2C&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/5686438)
- [9] K. Suzuki et al., "Scaling Theory for Double-Gate SOI MOSFET's," *IEEE Transactions on Electron Devices*, vol. 40, no. 12, pp. 2326- 2329, 1993. [\[CrossRef\]](https://doi.org/10.1109/16.249482) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Scaling+theory+for+double-gate+SOI+MOSFETs&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/249482)
- [10] H. Iwai, "Roadmap for 22nm and Beyond," *Microelectronic Engineering*, vol. 86, no. 7-9, pp. 1520-1528, 2009. [\[CrossRef\]](https://doi.org/10.1016/j.mee.2009.03.129) [\[Google](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Roadmap+for+22nm+and+beyond&btnG=) [Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Roadmap+for+22nm+and+beyond&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/S0167931709002950)
- [11] M.J. Kumar, and A. Chaudhry, "Two-Dimensional Analytical Modeling of Fully Depleted DMG SOI MOSFET and Evidence for Diminished SCEs," *IEEE Transactions on Electron Devices*, vol. 51, no. 4, pp. 569-574, 2004. [\[CrossRef\]](https://doi.org/10.1109/TED.2004.823803) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Two-dimensional+analytical+modeling+of+fully+depleted+DMG+SOI+MOSFET+and+evidence+for+diminished+SCEs&btnG=) [\[Publisher](https://ieeexplore.ieee.org/abstract/document/1275641) [Link\]](https://ieeexplore.ieee.org/abstract/document/1275641)
- [12] Thomas Skotnicki et al., "Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia," *IEEE Transactions on Electron Devices*, vol. 55, no. 1, pp. 96-130, 2008. [\[CrossRef\]](https://doi.org/10.1109/TED.2007.911338) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Innovative+Materials%2C+Devices%2C+and+CMOS+Technologies+for+Low-Power+Mobile+Multimedia&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/4408810)
- [13] Shinichi Takagi et al., "Carrier-Transport-Enhanced Channel CMOS for Improved Power Consumption and Performance," *IEEE Transactions on Electron Devices*, vol. 55, no. 1, pp. 21-39, 2008. [\[CrossRef\]](https://doi.org/10.1109/TED.2007.911034) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Carrier-transport-enhanced+channel+CMOS+for+improved+power+consumption+and+performance&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/4408812)
- [14] M. Jurczak et al., "Review of FINFET Technology," *2009 IEEE International SOI Conference*, Foster City, CA, USA, pp. 1-4, 2009. [\[CrossRef\]](https://doi.org/10.1109/SOI.2009.5318794) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Review+of+FINFET+technology&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/5318794)
- [15] Jean-Pierre Colinge, "Multiple-Gate SOI MOSFETs," *Solid-State Electron*, vol. 48, no. 6, pp. 897-905, 2004. [\[CrossRef\]](https://doi.org/10.1016/j.sse.2003.12.020) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Multiple-gate+SOI+MOSFETs&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/S0038110103004441)
- [16] Y. Xuan et al., "High-Performance Submicron Inversion-Type Enhancement-Mode InGaAs MOSFETs with ALD Al2O3, HfO2 and HfAlO as Gate Dielectrics," *2007 IEEE International Electron Devices Meeting*, Washington, DC, USA, pp. 637-640, 2007. [\[CrossRef\]](https://doi.org/10.1109/IEDM.2007.4419020) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=High-performance+submicron+inversion-type+enhancement-mode+InGaAs+MOSFETs+with+ALD+++high-k+gate+dielectric&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/4419020)
- [17] W.C. Lee et al., "InGaAs and Ge MOSFETs with High κ Dielectrics," *Microelectronic Engineering*, vol. 88, no. 4, pp. 336-341, 20011. [\[CrossRef\]](https://doi.org/10.1016/j.mee.2010.08.030) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=WC+Lee%2C+InGaAs+and+Ge+MOSFETs+with+high+%CE%BA+dielectrics&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/S0167931710003333)
- [18] Kwok K. Ng, *Complete Guide to Semiconductor Devices*, 2nd ed., John Wiley & Sons, 2002. [\[CrossRef\]](https://doi.org/10.1002/9781118014769) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Complete+guide+to+semiconductor+devices&btnG=) [\[Publisher](https://onlinelibrary.wiley.com/doi/book/10.1002/9781118014769) [Link\]](https://onlinelibrary.wiley.com/doi/book/10.1002/9781118014769)
- [19] Electrochemical Society, *Silicon-on-Insulator Technology and Devices XI*, Electrochemical Society, pp. 522, 2003. [\[Publisher Link\]](https://www.google.co.in/books/edition/Silicon_on_insulator_Technology_and_Devi/4pYa6fsAb_MC?hl=en)
- [20] David Ferry, and Stephen Marshall Goodnick, *Transport in Nanostructures*, Cambridge University Press, pp. 1-512, 1997. [\[CrossRef\]](https://doi.org/10.1017/CBO9780511626128) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Transport+in+Nanostructures&btnG=) [\[Publisher Link\]](https://www.google.co.in/books/edition/_/HzNgQgAACAAJ?hl=en&sa=X&ved=2ahUKEwiR9PuHv-KIAxW9SGcHHQY2CskQ7_IDegQICxAD)
- [21] J.R. Brews et al., "A Charge Sheet Model of the MOSFET," *Solid-State Electron*, vol. 21, no. 2, pp. 345-355, 1978. [\[CrossRef\]](https://doi.org/10.1016/0038-1101(78)90264-2) [\[Google](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=A+charge+sheet+model+of+the+MOSFET%2C&btnG=) [Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=A+charge+sheet+model+of+the+MOSFET%2C&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/0038110178902642)
- [22] R. Chau et al., "High-/spl Kappa//Metal-Gate Stack and its MOSFET Characteristics," *IEEE Electron Device Letters*, vol. 25, no. 6, pp. 408-410, 2004. [\[CrossRef\]](https://doi.org/10.1109/LED.2004.828570) [\[Google Scholar\]](https://scholar.google.com/scholar?q=%22High-/spl+kappa//metal-gate+stack+and+its+MOSFET+characteristics,%22&hl=en&as_sdt=0,5) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/1302242)
- [23] H. Iwai, "CMOS Technology—Year 2010 and Beyond," *IEEE Journal of Solid-State Circuits*, vol. 34, no. 3, pp. 357-366, 1999. [\[CrossRef\]](https://doi.org/10.1109/4.748187) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=CMOS+technology%E2%80%94Year+2010+and+beyond&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/748187)
- [24] Eric Pop, "Energy Dissipation and Transport in Nanoscale Devices," *Nano Research*, vol. 3, pp. 147-169, 2010. [\[CrossRef\]](https://doi.org/10.1007/s12274-010-1019-z) [\[Google](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Energy+Dissipation+and+Transport+in+Nanoscale+Devices&btnG=) [Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Energy+Dissipation+and+Transport+in+Nanoscale+Devices&btnG=) [\[Publisher Link\]](https://link.springer.com/article/10.1007/s12274-010-1019-z)
- [25] Yuan Taur, and Tak H. Ning, *Fundamentals of Modern VLSI Devices*, 2nd ed., Cambridge University Press, 2009. [\[CrossRef\]](https://doi.org/10.1017/CBO9781139195065) [\[Google](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Fundamentals+of+Modern+VLSI+Devices&btnG=) [Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Fundamentals+of+Modern+VLSI+Devices&btnG=) [\[Publisher Link\]](https://www.cambridge.org/highereducation/books/fundamentals-of-modern-vlsi-devices/FC4BC491DDD2F339A03BE28C6E174169#overview)
- [26] Zhibin Ren et al., "The Ballistic Nanotransistor: A Simulation Study," *International Electron Devices Meeting 2000. Technical Digest.*, San Francisco, CA, USA, pp. 715-718, 2000. [\[CrossRef\]](https://doi.org/10.1109/IEDM.2000.904418) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=The+ballistic+nanotransistor%3A+a+simulation+study&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/document/904418)
- [27] R.H. Dennard et al., "Design of Ion-Implanted MOSFETs with Tiny Physical Dimensions," *IEEE Journal of Solid-State Circuits*, vol. 9, no. 5, pp. 256-268, 1974. [\[CrossRef\]](https://doi.org/10.1109/JSSC.1974.1050511) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Design+of+ion-implanted+MOSFETs+with+tiny+physical+dimensions%2C&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/1050511)
- [28] G.E. Moore, "Cramming more Components Onto Integrated Circuits," *Proceedings of the IEEE*, vol. 86, no. 1, pp. 82-85, 1998. [\[CrossRef\]](https://doi.org/10.1109/JPROC.1998.658762) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Cramming+more+components+onto+integrated+circuits&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/document/658762)
- [29] Stanley Wolf, and Richard N. Tauber, *Silicon Processing for the VLSI Era: Process Technology*, Lattice Press, 2000. [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Silicon+Processing+for+the+VLSI+Era&btnG=) [\[Publisher Link\]](https://www.google.co.in/books/edition/Silicon_Processing_for_the_VLSI_Era_Proc/fAuKQgAACAAJ?hl=en)
- [30] S.I. Long et al., "High Speed GaAs Integrated Circuits," *Proceedings of the IEEE*, vol. 70, no. 1, pp. 35-45, 1982. [\[CrossRef\]](https://doi.org/10.1109/PROC.1982.12228) [\[Google](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=High+speed+GaAs+integrated+circuits&btnG=) [Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=High+speed+GaAs+integrated+circuits&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/document/1456496)
- [31] Hiroshi Iwai, and Shun'ichiro Ohmi, "Silicon Integrated Circuit Technology from Past to Future," *Microelectronics Reliability*, vol. 42, no. 4-5, pp. 465-491, 2002. [\[CrossRef\]](https://doi.org/10.1147/rd.504.0339) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Silicon+CMOS+devices+beyond+scaling&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/5388743)
- [32] W. Haensch et al., "Silicon CMOS Devices Beyond Scaling," *IBM Journal of Research and Development*, vol. 50, no. 4.5, pp. 339-361, 2006. [\[CrossRef\]](https://doi.org/10.1016/S0026-2714(02)00032-X) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Silicon+integrated+circuit+technology+from+past+to+future&btnG=) [\[Publisher Link\]](https://www.sciencedirect.com/science/article/abs/pii/S002627140200032X)
- [33] Ratul Kundu et al., "Comparative Analysis of Short Channel Effects in Dopingless Charge Plasma Based Nanowire FET," *2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON)*, Kolkata, India, pp. 151-155, 2022. [\[CrossRef\]](https://doi.org/10.1109/EDKCON56221.2022.10032885) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Comparative+Analysis+of+Short+Channel+Effects+in+Dopingless+Charge+Plasma+Based+Nanowire+FET&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/document/10032885)
- [34] E.P. Gusev, V. Narayanan, and M.M. Frank, "Advanced high-κ Dielectric Stacks with PolySi and Metal Gates: Recent Progress and Current Challenges," *IBM Journal of Research and Development*, vol. 50, no. 4.5, pp. 387-410, 2006. [\[CrossRef\]](https://doi.org/10.1147/rd.504.0387) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Advanced+high-%CE%BA+dielectric+stacks+with+polySi+and+metal+gates%3A+Recent+progress+and+current+challenges%2C&btnG=) [\[Publisher Link\]](https://ieeexplore.ieee.org/abstract/document/5388742)
- [35] Dieter K. Schroder, *Semiconductor Material and Device Characterization*, 3rd ed., Wiley-Press, 2006. [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Semiconductor+Material+and+Device+Characterization&btnG=) [\[Publisher Link\]](https://www.google.co.in/books/edition/Semiconductor_Material_and_Device_Charac/EmozDwAAQBAJ?hl=en&gbpv=0)
- [36] David L. Pulfrey, *Understanding Modern Transistors and Diodes*, Cambridge University Press, 2010. [\[CrossRef\]](https://doi.org/10.1017/CBO9780511840685) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Understanding+Modern+Transistors+and+Diodes&btnG=) [\[Publisher Link\]](https://www.cambridge.org/core/books/understanding-modern-transistors-and-diodes/66AB7F8F8E6DE849A8007E16CC38A10D)
- [37] Mark Lundstrom, *Fundamentals of Carrier Transport*, 2nd ed., Cambridge University Press, 2000. [\[CrossRef\]](https://doi.org/10.1017/CBO9780511618611) [\[Google Scholar\]](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Fundamentals+of+Carrier+Transport&btnG=) [\[Publisher](https://www.cambridge.org/core/books/fundamentals-of-carrier-transport/FD2F0F2ACB395F9920F9692726431EC4) [Link\]](https://www.cambridge.org/core/books/fundamentals-of-carrier-transport/FD2F0F2ACB395F9920F9692726431EC4)