Citation :

B. Suresh Kumar, Injeti Sowmya, "Enhancing Ternary Content Addressable Memory Reliability with Error-Tolerant Convolutional Logic Code Synthesis," International Journal of Electronics and Communication Engineering, vol. 13, no. 4, pp. 81-93, 2026. Crossref, https://doi.org/10.14445/23488549/IJECE-V13I4P106

Abstract

In modern computing systems, memory reliability is crucial, as errors in storage and retrieval can lead to data corruption, system crashes, or performance degradation. Traditional RAMs employ error correction techniques such as Error-Correcting Code (ECC) memory and parity bits to detect and rectify bit flips. However, these methods suffer from limitations like increased latency, higher power consumption, and limited error correction capability, making them inadequate for high-speed, high-density memory applications. To overcome these drawbacks, this work proposes a TCAM Error Correction (TCAM-EC) approach, where data is stored within Ternary Content Addressable Memory (TCAM), which is susceptible to errors during read and write operations due to process variations, aging effects, and external disturbances. To ensure robust error detection and correction, the Error-Tolerant Convolutional Logic Code Synthesis (ET-CLCS) technique is introduced, leveraging convolutional encoding principles to efficiently identify and correct errors without significantly impacting performance or power efficiency. This method enhances memory reliability while maintaining the high-speed search and retrieval capabilities of TCAM, making it suitable for applications requiring fault-tolerant memory operations in data-intensive environments.

Keywords

Data Reliability, ECC Memory, Fault-Tolerant Operations, Memory Aging Effects, Read-Write Errors.

References

1. Tergel Molom-Ochir et al., “Advancements in Content-Addressable Memory (CAM) Circuits: State-of-the-Art, Applications, and Future Directions in the AI Domain,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 72, no. 8, pp. 3971-3982, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
2. Arsalan Dabbagh et al., “CD-MAC: Mixed-Signal Binary/Ternary In-memory Computing Accelerator for Power-constrained MAC Processing,” The Journal of Supercomputing, vol. 81, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
3. Jeongmin Shin et al., “C2IM-NN: A Low-Power 3D Point Clouds Matching Processor with 1D-CNN Prediction and CAM-Based In-Memory k-NN Searching,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 72, no. 7, pp. 3286-3297, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
4. Chandramouli Amarnath et al., “Error Resilient Online Reinforcement Learning Using Adaptive Statistical Checks,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 44, no. 8, pp. 3112-3125, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
5. Maitreyi Ashok et al., “Digital In-Memory Compute for Machine Learning Applications with Input and Model Security,” IEEE Journal of Solid-State Circuits, vol. 60, no. 9, pp. 3390-3402, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
6. Zahra Shirmohammadi, and Masoumeh Taali, “JoBiS: Joint Capacitance and Inductance Bit Stuffing CAC for Interposer based Multi-chip Deep Learning Accelerator,” Integration, vol. 102, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
7. Swathi Mummadi et al., Error Correction Methods for Protecting Quantum Information, The Quantum AI Era of Neuromarketing, IGI Global, pp. 113-132, 2025.
   [CrossRef] [Google Scholar] [Publisher Link]
8. Nazim Altar Koca et al., “Exploring Error Correction Circuits on RISC-V based Systems for Space Applications,” 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, Singapore, pp. 1-5, 2024.
   [CrossRef] [Google Scholar] [Publisher Link]
9. Luca Parrini et al., “Error Detection and Correction Codes for Safe In-Memory Computations,” 2024 IEEE European Test Symposium (ETS), The Hague, Netherlands, pp. 1-4, 2024.
   [CrossRef] [Google Scholar] [Publisher Link]
10. Ting-An Lin, and Po-Tsang Huang, “Design Exploration of In-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits,” 2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Taipei, Taiwan, pp. 174-178, 2024.
    [CrossRef] [Google Scholar] [Publisher Link]
11. Yiqi Wang et al., “ETCIM: An Error-Tolerant Digital-CIM Processor with Redundancy-Free Repair and Run-Time MAC and Cell Error Correction,” 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, pp. 1-2, 2024.
    [CrossRef] [Google Scholar] [Publisher Link]
12. Hui Jin et al., “Novel Latin Square Matrix Code of Large Burst Error Correction for MRAM Applications,” Microelectronics Reliability, vol. 162, 2024.
    [CrossRef] [Google Scholar] [Publisher Link]
13. Yichuan Bai et al., “A Compilation Framework for SRAM Computing-in-Memory Systems with Optimized Weight Mapping and Error Correction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 43, no. 8, pp. 2379-2392, 2024.
    [CrossRef] [Google Scholar] [Publisher Link]
14. Youngki Moon et al., “A Novel Prediction-Based Two-Tiered ECC for Mitigating SWD Errors in HBM,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 33, no. 2, pp. 488-498, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
15. Yogendra Gupta et al., STT-MRAM based Cache Memory Design for Multicore Systems, Circuit Design for Modern Applications, 1^st ed., CRC Press, pp. 1-18, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
16. Suheib Alhiyari, Siti Hafizah AB Hamid, and Nur Nasuha Daud, “A Decentralized and TCAM-Aware Failure Recovery Model in Software Defined Data Center Networks,” Computers, Materials & Continua, vol. 82, no. 1, pp. 1087-1107, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
17. Esteban Garzón et al., “A 128-kbit Approximate Search-Capable Content-Addressable Memory (CAM) with Tunable Hamming Distance,” IEEE Journal of Solid-State Circuits, vol. 60, no. 8, pp. 3009-3019, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
18. Vani Marani et al., “Approach Toward In-Memory Computing-Based Hamming Code Implementation for Error Correction and Detection,” VLSI for Embedded Intelligence: Proceedings of the 27^th International Symposium, pp. 357-368, 2024.
    [CrossRef] [Google Scholar] [Publisher Link]
19. Yingjie Yu et al., “3D Self-Rectifying Memristive Ternary Content Addressable Memory for Massive and Exact In-memory Search,” Science China Information Sciences, vol. 68, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
20. Aswin Sreekumar, Bolupadra Sai Shankar, and B. Naresh Kumar Reddy, “Integrating Error Correction and Detection Techniques in RISC-V Processor Microarchitecture for Enhanced Reliability,” Integration, vol. 100, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
21. Seongyoon Kang, Chaehyeon Shin, and Jongsun Park, “Fault Bounding On-Die BCH Codes for Improving Reliability of System ECC,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 33, no. 5, pp. 1482-1486, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
22. Surendra Hemaram et al., “Asymmetric and Adaptive Error Correction in STT-MRAM,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 44, no. 9, pp. 3336-3349, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
23. Ruifeng Tu et al., “RaPC: Raw Bit Error Rate Aware Polar Coding for 3-D nand Flash Memory,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 44, no. 9, pp. 3546-3559, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
24. Jaeho Shin, and Jungrae Kim, “ROSE: Reliability-Optimized OD-ECC and S-ECC Enhancements for HBM3,” 2025 International Conference on Electronics, Information, and Communication (ICEIC), Osaka, Japan, pp. 1-4, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
25. Nilesh Kumar Jha, Huayan Guo, and Vincent K. N. Lau, “Robust In-Memory Computation with Bayesian Analog Error Mitigating Codes,” IEEE Transactions on Signal Processing, vol. 73, pp. 534-548, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
26. Abdul Aziz et al., “Multi-bit Error Detection and Correction Technique using HVDK (Horizontal-Vertical-Diagonal-Knight) Parity,” Integration, vol. 100, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
27. Jorge Cano-Páez et al., “Architecture for Error Detection and Recovery in MPSoCs: A Hypervisor Approach Using Dynamic Partial Reconfiguration,” IEEE Transactions on Nuclear Science, vol. 72, no. 8, pp. 2636-3644.
    [CrossRef] [Google Scholar] [Publisher Link]
28. Guangkuo Yang et al., “High-Precision Error Bit Prediction for 3D QLC NAND Flash Memory: Observations, Analysis, and Modeling,” IEEE Transactions on Computers, vol. 74, no. 4, pp. 1392-1404, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]
29. Mohammed Sami Mohammed et al., “Design a Merging Technique Circuit to Error Detection and Correction Based on Hamming Code and Checksum Using VHDL,” International Journal of Electrical and Electronics Research, vol. 12, no. 4, pp. 1449-1460, 2024.
    [CrossRef] [Google Scholar] [Publisher Link]
30. Jinhyun Kim, and Youngmin Kim, “Novel 8-bit IMC Approximate Adders with Advanced Error Mitigation Techniques,” 2025 International Conference on Electronics, Information, and Communication (ICEIC), Osaka, Japan, pp. 1-4, 2025.
    [CrossRef] [Google Scholar] [Publisher Link]