Call for Paper - Upcoming Issues

VHDL Implementation of nor Flash Controller

International Journal of Electronics and Communication Engineering
© 2017 by SSRG - IJECE Journal
Volume 4 Issue 5
Year of Publication : 2017
Authors : Rajkuwar Kanase and Prof.Shivdas.S.S
10.14445/23488549/IJECE-V4I5P102
pdf
How to Cite?

Rajkuwar Kanase and Prof.Shivdas.S.S, "VHDL Implementation of nor Flash Controller," SSRG International Journal of Electronics and Communication Engineering, vol. 4,  no. 5, pp. 1-5, 2017. Crossref, https://doi.org/10.14445/23488549/IJECE-V4I5P102

Abstract:

Flash memory is an electronic non-volatile storage medium that is developed from EEPROM, which is electrically erased and reprogrammed. NOR flash memories are mainly used in code storage, booting and executable in place codes. Flash memory controller is bridge between user and flash memory as it converts commands by user to required timing specification of flash memory. Operations such as program and erase are controlled by flash memory. Flash memory controller is developed in reconfigured FPGA environment. This paper focuses mainly on design and timing response of flash memory controller inVHDL.

Keywords:

This paper focuses mainly on design and timing response of flash memory controller inVHDL.

References:

[1] NOR/NAND Flash Guide_pdf http://www. Micron .com/products/nor-flash/ parallel-Nor- Flash/ download-guide.
[2] Parallel NOR Flash Embedded Memory M29W128, M29W128GL-datasheethttp:// www. Micron com/Parts/norflash/ parallel-nor-flash/ m29w128gh70n6e.
[3] Hoeseun Jung, Sanghyuk Jung, Yong Song “Architecture Exploration of Flash Memory Storage Controller through a Cycle Accurate Profiling Proc. IEEE Transactions on Consumer” Electronics,Vol. 57, No. 4, Novembers 2011.
[4] Koichi S E N, Hitoshi Kume, YuzuruOhji―An 80-ns1-Mb” Flash Memory with On-Chip Erase/Erase Verify controller” IEEE Journal of Solid-State Circuits, Vol - 25, NO. 5.
[5] Soya Treesa Jose. Prof. Pradeep.C “Design of a Multichannel NAND Flash Memory Controller for Efficient Utilization of Bandwidth in SSDs”, 978-1-4673-5090-7/13 ©2013 IEEE.
[6] Rajkuwar Kanase, Prof.Shivdas S.S” FPGA Implementation Of Nor Flash Storage Controller” International Journal Of Engineering Sciences & Research Technology, 3(10): October, 2014.
[7] LogiCORE IP FIFO Generator v8.2.pdf www.xilinx.com DS317 June 22, 2011.