Des IGN of Inexact Circuits using Gate-Level Pruning
|International Journal of Electronics and Communication Engineering|
|© 2017 by SSRG - IJECE Journal|
|Volume 4 Issue 12|
|Year of Publication : 2017|
|Authors : Thilagavathy M. S and Dr. S. GopalaKrishnan|
How to Cite?
Thilagavathy M. S and Dr. S. GopalaKrishnan, "Des IGN of Inexact Circuits using Gate-Level Pruning," SSRG International Journal of Electronics and Communication Engineering, vol. 4, no. 12, pp. 1-3, 2017. Crossref, https://doi.org/10.14445/23488549/IJECE-V4I12P101
Inexact and approximate circuit design is a promising approach to improve performance and energy efficiency . Such strategy is suitable for error-tolerant applications involving perceptive or statistical outputs. The gate-level pruning (GLP) is first demonstrated on adders and then Probabilistic pruning technique has been proposed for an efficient approximate tangent function. The approximation is based on a mathematical analysis considering the maximum allowable Significance-Activity Product (SAP) and unessential nodes. This significant saving is achieved by the pruned arithmetic circuits, which sets some nodes to constant values. The proposed approximation scheme is presented, which shows that the proposed structure compares favorably with previous architectures in terms of area, power and delay.
GLP, SAP, Pruned Arithmetic Circuits, DCT, Hyperbolic tangent, Neural Network, Activation Function.
 V. Koosh and R. Goodman, “Analog VLSI neural network with digital perturbative learning,” IEEE Trans. Circuits Syst. II, Exp. Briefs vol. 49,no. 5, pp. 359–368, May 2002.
 D. Maliuk, H.-G. Stratigopoulos, and Y. Makris, “An analog VLSI multilayer perceptron and its application toward built-in self-test in analog circuits,” in Proc. IEEE 16th Int. Online Test. Symposium Conference, July 2010, pp. 71–76.
 L. Gatet, H. Tap-Beteille, and M. Lescure, “Real-time surface discrimination using an analog neural network implemented in a phase-shift laser rangefinder,” IEEE Sensors J.. vol. 7, no. 10, pp. 1381–1387, October 2007.
 ] J. Schlachter, V. Camus, C. Enz, and K. Palem, “Automatic generation of inexact digital circuits by gate-level pruning,” in Proc. IEEE International Symposium Circuits syst. (ISCAS), May 2015, pp. 173-176.
 P. Kulkarni, P. Gupta, and M. Ercegovac, “Trading accuracy for power with an underdesigned multiplier architecture,” in Proc. 24th Int. Conference VLSI Design (VLSI Design), January 2011, pp. 346–351.
 A. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and analysis of approximate compressors for multiplication,” IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, April 2015.
 H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, “Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications,” IEEE Trans. Circuits Syst. I, Reg. Papers,vol. 57, no. 4, pp. 850–862, April 2010.
 V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, “Low-po power digital signal processing using approximate adders,” IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, January 2013.
 A.B. Kahng and S. Kang, “Accuracy-configurable adder for approximate arithmetic designs,” in Proc. 49th Annu. Design Autom.Conf., 2012, pp. 820-825.
 V. Camus, J. Schlatcher, and C. Enz, ”Energy-efficient inexact speculative adder with high performance and accuracy control”, in Proc. IEEE Int Symp. Circuits Syst.(ISCAS), May 2015, pp. 45-45.
 A. Lingamneni, C. Enz, J. L. Nagel, K. Palem, and C. Piguet, “Energy Parsimonious circuit design through probabilistic pruning”, in Proc. Design Autom. Test Eur. Conf. (DATE), Mar. 2011, pp. 1-6.
 K. V. Palem, “Energy aware computing through through probabilistic switching:A study of limit,” IEEE Trans. Comput., vol.54, no.9, pp. 1123-1137, september 2005.
 P.K. Krause and I. Polian, “Adaptive voltage over-scaling for resilient applications,”in Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE), March 2011, pp. 1-6.
 P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, “Advocating noise as an agent for ultra-low energy computing: Probabilistic complementary metal–oxide–semiconductor devices and their characteristics,” Jpn. J. Appl. Phys., vol 45,no.4B,p.3307,2006.