A Review on Low-Power Two-Stage CMOS Operational Amplifiers

International Journal of Electronics and Communication Engineering

© 2023 by SSRG - IJECE Journal

Volume 10 Issue 12

Year of Publication : 2023

Authors : Alaa H. Mohammed, Maizan Muhamad, Hanim Hussin

10.14445/23488549/IJECE-V10I12P102

How to Cite?

Alaa H. Mohammed, Maizan Muhamad, Hanim Hussin, "A Review on Low-Power Two-Stage CMOS Operational Amplifiers," SSRG International Journal of Electronics and Communication Engineering, vol. 10,  no. 12, pp. 8-24, 2023. Crossref, https://doi.org/10.14445/23488549/IJECE-V10I12P102

Abstract:

Due to the increasing demand for low-power integrated analog circuits such as operational amplifiers, the design of these amplifiers for operating within the sub-threshold voltage range has become more substantial. This paper represents a review of the proposed techniques in the design of low-power operational amplifiers. In addition to presenting the parameters related to reducing the power consumption, such as supply voltage, bias current, and MOS devices technology, this paper presents the frequency-dependent parameters like slew rate, unity-gain bandwidth, and phase margin with the limitations that arise due to using the proposed techniques in optimizing of these parameters.

Keywords:

Low-power operational amplifier, Limitations of low-power operation, Low-power consumption techniques, Bandwidth, Stability.

References:

[1] Shahid Khan, “Design of Low Voltage Low Power CMOS Op-Amp,” Journal of Engineering Research and Application, vol. 4, no. 11, 2014.
[2] Second-Order System, Plant Intelligent Automation and Digital Transformation, 2023. [Online]. Available: https://www.sciencedirect.com/topics/engineering/second-order-system
[3] StackExchange, Phase Margin and Damping Ratio Approximation. [Online]. Available: https://electronics.stackexchange.com/questions/242261/phase-margin-and-damping-ratio-approximation
[4] Anchal Verma et al., “Design of Two Stage CMOS Operational Amplifier,” International Journal of Emerging Technology and Advanced Engineering, vol. 3, no. 12, 2013.
[5] K.T. Tan et al., “Design and Analysis of Two Stage CMOS Operational Amplifier Using 0.13 µm Technology,” AIP Conference Proceedings, vol. 2203, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Behzad Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed., New York: McGraw-Hill Education, pp. 712-722, 2017.
[Google Scholar] [Publisher Link]
[7] Rudy G.H. Eschauzier, and Johan H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Springer New York, vol. 313, 1995.
[CrossRef] [Google Scholar] [Publisher Link]
[8] P.J. Hurst et al., “Miller Compensation Using Current Buffers in Fully Differential CMOS Two-Stage Operational Amplifiers,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 2, pp. 275-285, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[9] D. Senderowicz, D.A. Hodges, and P.R. Gray, “High-Performance NMOS Operational Amplifier,” IEEE Journal of Solid-State Circuits, vol. 13, no. 6, pp. 760-766, 1978.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Y.P. Tsividis, and P.R. Gray, “An Integrated NMOS Operational Amplifier with Internal Compensation,” IEEE Journal of Solid-State Circuits, vol. 11, no. 6, pp. 748-753, 1976.
[CrossRef] [Google Scholar] [Publisher Link]
[11] G. Palmisano, and G. Palumbo, “A Compensation Strategy for Two-Stage CMOS Opamps Based on Current Buffer,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 44, no. 3, pp. 257-262, 1997.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Eric A. Vittoz, “Low-Power Low-Voltage Limitations and Prospects in Analog Design,” Analog Circuit Design, pp. 3-15, 1995.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Basic Electronics Tutorials, Analog CMOS Design, Parasitic Capacitances, 2018. [Online]. Available: https://www.electronics-tutorial.net/Analog-CMOS-Design/MOSFET-Parasitics/Parasitic-Capacitances-MOSFETS/
[14] Paul R. Gray et al., Analysis and Design of Analog Integrated Circuits, 5th ed., New York: John Wiley and Sons, 2009.
[Google Scholar] [Publisher Link]
[15] Paul R. Gray et al., Analysis and Design of Analog Integrated Circuits, 4th ed., New York: John Wiley and Sons, 2009.
[Publisher Link]
[16] Peter Y. Yu, and Manuel Cardona, Fundamentals of Semiconductors: Physics and Materials Properties, 4th ed., Springer Berlin, pp. 1- 778, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[17] D.J. Comer, and D.T. Comer, “Operation of Analog MOS Circuits in the Weak or Moderate Inversion Region,” IEEE Transactions on Education, vol. 47, no. 4, pp. 430-435, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Y. Fong et al., “Channel Width Effect on MOSFET Breakdown,” IEEE Transactions on Electronic Devices, vol. 39, no. 5, pp. 1265- 1267, 1992.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Fabio D’Agostino, and Daniele Quercia, “Short-Channel Effects in MOSFETs,” Introduction to VLSI Design, Project Report, pp. 1-15, 2000.
[Google Scholar] [Publisher Link]
[20] Amin Shameli, and Payam Heydari, “A Novel Power Optimization Technique for Ultra-Low Power RFICs,” ISLPED’06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design, Tegernsee, Germany, pp. 274-279, 2006.
[CrossRef] [Google Scholar] [Publisher Link]
[21] Ratul Kr. Baruah, “Design of A Low Power Low Voltage CMOS Opamp,” International Journal of VLSI & Communication Systems (VLSICS), vol. 1, no. 1, pp. 1-8, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[22] C. Zhang, A. Srivastava, and P.K. Ajmera, “A 0.8V Ultra Low Power CMOS Operational Amplifier Design,” The 2002 45th Midwest Symposium on Circuits and Systems, Tulsa, USA, pp. 1-9, 2002.
[CrossRef] [Google Scholar] [Publisher Link]
[23] Jirayuth Mahattanakul, and Jamorn Chutichatuporn, “Design Procedure for Two-Stage CMOS Opamp with Flexible Noise-Power Balancing Scheme,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 52, no. 8, pp. 1508-1514, 2005.
[CrossRef] [Google Scholar] [Publisher Link]
[24] Jirayuth Mahattanakul, “Design Procedure for Two-Stage CMOS Operational Amplifiers Employing Current Buffer,” IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 52, no. 11, pp. 766-770, 2005.
[CrossRef] [Google Scholar] [Publisher Link]
[25] Alfonso Cesar B. Albason, Neil Michael L. Axalan, and Maria Theresa A., “Methodologies for Low-Power CMOS Operational Amplifiers in a 0.25um Digital CMOS Process,” IEEE TENCON Conference, pp. 1-4, 2006.
[26] Min Tan, and Wing-Hung Ki, “Current Mirror Miller Compensation: An Improved Frequency Compensation Techniques for Two-Stage Amplifier,” 2013 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Taiwan, pp. 1-4, 2013.
[CrossRef] [Google Scholar] [Publisher Link]
[27] Ehsan Kargaran, Hojat Khosrowjerdi, and Karim Ghaffarzadegan, “A 1.5 v High Swing Ultra-Low-Power Two Stage CMOS Op-Amp in 0.18 µm Technology,” 2010 2nd International Conference on Mechanical and Electronics Engineering, Kyoto, Japan, pp. V1-68- V1-71, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[28] Mohd Haider Hamzah, Asral Bahari Jambek, and Uda Hashin, “Design and Analysis of Two-Stage CMOS Op-Amp Using Silteraa’s 0.13μm Technology,” IEEE Symposium on Computer Application & Industrial Electronics, 2014.
[29] Fateh Moulahcene et al., “Design of CMOS Two-Stage Operational Amplifier for ECG Monitoring System Using 90nm Technology,” International Journal of Bio-Science and Bio-Technology, vol. 6, no. 5, pp. 55-66, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[30] Siddharth Malhotra et al., “Frequency Compensation in Two Stage Operational Amplifier for Achieving High 3-dB Bandwidth,” 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), Visakhapatnam, India, pp. 107-110, 2013.
[CrossRef] [Google Scholar] [Publisher Link]
[31] Istvan Kovacs, Anamaria Oros, and Marius Neag, “Comparative Analysis of Two Versions of the Miller OA Based on a Systematic Design Method,” 2011 IEEE 17th International Symposium for Design and Technology in Electronic Packaging (SIITME), Timisoara, Romania, pp. 253-256, 2011.
[CrossRef] [Google Scholar] [Publisher Link]
[32] Prabhat Kumar, and Alpna Pandey, “Low Power Operational Amplifier,” International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS), vol. 5, no. 2, pp. 170-174, 2013.
[Publisher Link]
[33] Bhanu Kumar G., and Vasudeva Reddy T., “Design of Low Voltage Low Power Op-Amp Using DTMOS Technique,” International Journal of Computer Applications, vol. 106, no. 18, pp. 36-38, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[34] Hari Kishore Kakarla, and Mukil Alagirisamy, “A Low Power Operational Amplifier Design Using 18nm Fin-FET Technology for Biomedical Applications,” European Journal of Molecular & Clinical Medicine, vol. 7, no. 1, pp. 2322-2334, 2020.
[Google Scholar] [Publisher Link]
[35] Changku Hwang, A. Motamed, and M. Ismail, “Universal Constant-g/sub m/ Input-Stage Architectures for Low-Voltage Op Amps,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 42, no. 11, pp. 886-895, 1995.
[CrossRef] [Google Scholar] [Publisher Link]
[36] S. Skurai, and M. Ismail, “Robust Design of Rail-to-Rail CMOS Operational Amplifiers for a Low Power Supply Voltage,” IEEE Journal of Solid-State Circuits, vol. 31, no. 2, pp. 146-156, 1996.
[CrossRef] [Google Scholar] [Publisher Link]
[37] Minsheng Wang et al., “Constant-g/Sub m/ Rail-to-Rail CMOS Op-Amp Input Stage with Overlapped Transition Regions,” IEEE Journal of Solid-State Circuits, vol. 34, no. 2, pp. 148-156, 1999.
[CrossRef] [Google Scholar] [Publisher Link]
[38] J.F. Duque-Carrillo et al., “Robust and Universal Constant-gm Circuit Technique,” Electronics Letters, vol. 38, no. 9, pp. 396-397, 2002.
[CrossRef] [Google Scholar] [Publisher Link]
[39] C.W. Lu, and C.M. Hsiao, “1 v Rail-to-Rail Constant-gm CMOS Op Amp,” Electronics Letters, vol. 45, no. 11, pp. 529-530, 2009.
[CrossRef] [Google Scholar] [Publisher Link]
[40] Anil Sharma, Tripti Sharma, and Bobbinpreet Kaur, “Rail-to-Rail Two Stage CMOS Operational Amplifier: A Comparative Analysis,” 2018 2nd International Conference on Inventive Systems and Control (ICISC), Coimbatore, India, pp. 152-160, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[41] He Shuai et al., “Research on Low Power Constant Transconductance Rail-to-Rail Operational Amplifier Technology,” 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Kunming, China, pp. 1-3, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[42] Maneesh Menon et al., “Low Power Cascaded Three Stage Amplifier with Multipath Nested Miller Compensation,” 2010 International Conference on Recent Trends in Information, Telecommunication and Computing, Kerala, India, pp. 9-12, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[43] Chaiyan Chanapromma, and Kanchana Daoden, “A CMOS Fully Differential Operational Transconductance Amplifier Operating in Sub-Threshold Region and Its Application,” 2010 2nd International Conference on Signal Processing Systems, Dalian, China, pp. V2- 73-V2-77, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[44] Tuan Vu Cao et al., “Rail-to-Rail Low-Power Fully Differential OTA Utilizing Adaptive Biasing and Partial Feedback,” Proceedings of 2010 IEEE International Symposium on Circuits and Systems, Paris, France, pp. 2820-2823, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[45] Chao Guo et al., “A Low Voltage CMOS Rail-to-Rail Operational Amplifier Based on Flipped Differential Pairs,” 2011 4th IEEE International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications, Beijing, China, pp. 217-220, 2011.
[CrossRef] [Google Scholar] [Publisher Link]
[46] Mohsen Mohammadpour, and Masoud Rostampour, “Indirect Miller Effect Based Compensation in Low Power Two-Stage Operational Amplifiers,” 2012 International Conference on Multimedia Computing and Systems, Tangiers, Morocco, pp. 1113-1116, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[47] Surachoke Thanapitak, “An 1-V Wide-Linear-Range Weak Inversion Operational Transconductance Amplifier for Low Power Applications,” 2013 International Symposium on Intelligent Signal Processing and Communication Systems, Naha, Japan, pp. 497-500, 2013.
[CrossRef] [Google Scholar] [Publisher Link]
[48] Ketan J. Raut, R.V. Kshirsagar, and A.C. Bhagali, “A 180 nm Low Power CMOS Operational Amplifier,” 2014 Innovative Applications of Computational Intelligence on Power, Energy and Controls with Their Impact on Humanity (CIPECH), Ghaziabad, India, pp. 341-344, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[49] D.J. Dahigaonkar, D.G. Wakde, and Anjali Khare, “A Low Voltage Wideband CMOS Operational Transconductance Amplifier for VHF Applications,” 2014 International Conference on Electronic Systems, Signal Processing and Computing Technologies, Nagpur, India, pp. 89-92, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[50] Biplab Panda, S.K. Dash, and S.N. Mishra, “High Slew Rate Op-Amp Design for Low Power Applications,” 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kanyakumari, India, pp. 1096- 1100, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[51] Fermin Esparza-Alfaro et al., “Low-Power Class-AB CMOS Voltage Feedback Current Operational Amplifier with Tunable Gain and Bandwidth,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 8, pp. 574-578, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[52] Meysam Akbari, Sadegh Biabanifard, and Omid Hashemipour, “Design of Ultra-Low-Power CMOS Amplifiers Based on Flicker Noise Reduction,” 2014 22nd Iranian Conference on Electrical Engineering (ICEE), Tehran, Iran, pp. 403-406, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[53] Indu Prabha Singh, Meeti Dehran, and Kalyan Singh, “High Performance CMOS Low Power/Low Voltage Operational Transconductance Amplifier,” 2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), Coimbatore, India, pp. 1-4, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[54] Akshay N. Bhatkar, M.B. Mali, and Pratik P. Deshmukh, “A 90nm Low Power OTA Using Adaptive Bias,” 2015 International Conference on Pervasive Computing (ICPC), Pune, India, pp. 1-5, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[55] Tripti Kackar, Shruti Suman, and P.K. Ghosh, “Design of High Gain Low Power Operational Amplifier,” 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, pp. 3270-3274, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[56] K.B. Maji et al., “Optimal Design of Low Power Three-Stage CMOS Operational Amplifier Using Simplex-PSO Algorithm,” 2016 IEEE Region 10 Conference (TENCON), Singapore, pp. 138-141, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[57] Raju Ranjan, “Design of Low Power Operational Amplifier and Digital Latch Circuits Using Power Efficient Charge Steering Technique,” 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, pp. 316-321, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[58] Ketan J. Raut, R.V. Kshirsagar, and A.C. Bhagali, “Low-Voltage High-Gain Folded Architecture Operational Amplifier,” 2016 Conference on Advances in Signal Processing (CASP), Pune, India, pp. 160-163, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[59] Buddhi Prakash Sharma, and Rajesh Mehra, “Design of CMOS Instrumentation Amplifier with Improved Gain & CMRR for Low Power Sensor Applications," 2016 2nd International Conference on Next Generation Computing Technologies (NGCT), Dehradun, India, pp. 72-77, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[60] Darryl Dave Ditucalan, and Allenn C. Lowaton, “A gm/ID Method Based 0.5V-Subthreshold Operational Amplifier with Current Subtractor Adaptive Biasing Circuit for Ultra-Low Power Application,” 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEES), Putrajaya, Malaysia, pp. 66-71, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[61] Arun Katara et al., “Design of Op-Amp Using CMOS Technology & Its Application,” 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, pp. 3633-3636, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[62] Leandro Líber Malavolta, Robson L. Moreno, and Tales C. Pimenta, “A Self-Biased Operational Amplifier of Constant gm for 1.5 V Rail-to-Rail Operation in 130nm CMOS,” 2016 28th International Conference on Microelectronics (ICM), Giza, Egypt, pp. 45-48, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[63] Farzin Akbar, Marco Ramsbeck, and Elias Kogel, “Design, Fabrication, and Characterization of Ultralow Current Operational-Amplifier in the Weak Inversion Mode in XFAB-XT018 Technology,” 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Burlingame, USA, pp. 1-3, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[64] Sanjay Singh Rajput et al., “Design of Low-Power High-Gain Operational Amplifier for Bio-Medical Applications,” 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, USA, pp. 355-360, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[65] Zhipeng Xiang et al., “A Low-Noise Low-Voltage Low-Power Bulk-Driven Amplifier with Chopper Stabilization Technique,” 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Hangzhou, China, pp. 1300-1302, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[66] Chetali Yadav, and Sunita Prasad, “Low Voltage Low Power Sub-Threshold Operational Amplifier in 180nm CMOS,” 2017 Third International Conference on Sensing, Signal Processing and Security (ICSSS), Chennai, India, pp. 35-38, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[67] S. Del Cesta et al., “A Compact Sub-1V Class AB Operational Amplifier for Low-Voltage Switched-Capacitor Circuits,” 2017 European Conference on Circuit Theory and Design (ECCTD), Catania, Italy, pp. 1-4, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[68] V. Raghuveer, Karthi Balasubramanian, and Singamala Sudhakar, “A 2μV Low Offset, 130 dB High Gain Continuous Auto Zero Operational Amplifier,” 2017 International Conference on Communication and Signal Processing (ICCSP), Chennai, India, pp. 1715- 1718, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[69] Fazal Hussain, and Partha Ray, “A 45nm Ultra-Low Power Operational Amplifier with High Gain and High CMRR,” 2017 IEEE 15th Student Conference on Research and Development (SCOReD), Wilayah Persekutuan Putrajaya, Malaysia, pp. 166-171, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[70] Timo Mai et al., “A Fully-Differential Operational Amplifier Using a New Chopping Technique and Low-Voltage Input Devices,” 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi, Georgia, pp. 74-77, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[71] Ali Far, “Enhanced Gain, Low Voltage, Rail-to-Rail Buffer Amplifier Suitable for Energy Harvesting,” 2017 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC), Ixtapa, Mexico, pp. 1-6, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[72] Sardar Inderjeet Singh, “Design of Low-Voltage CMOS Two-Stage Operational Transconductance Amplifier,” 2017 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT), Mysuru, India, pp. 248-252, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[73] Nikolay V. Butyrlagin et al., “Design Features of High-Speed CMOS Differential Difference Operational Amplifiers at Low Static Current Consumption,” 2018 26th Telecommunications Forum (TELFOR), Belgrade, Serbia, pp. 1-4, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[74] Luis Henrique Rodovalho, “Push-Pull Based Operational Transconductor Amplifier Topologies for Ultra Low Voltage Supplies,” 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI), Bento Gonçalves, Brazil, pp. 1-6, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[75] Ansari Faheem, Narendra Bhagat, and Uday Pandit Khot, “Design of Low Voltage Supply Current Feedback Operational Amplifier,” 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT), Coimbatore, India, pp. 1713-1716, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[76] Swati Chauhan, and Lalit Mohan Saini, “Low Power and Low Noise Instrumentation Amplifier,” 2018 Second International Conference on Intelligent Computing and Control Systems (ICICCS), Madurai, India, pp. 1332-1335, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[77] A. Ria et al., “Improved Class-AB Output Stage for Sub-1 V Fully-Differential Operational Amplifiers,” 2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Prague, Czech Republic, pp. 1-4, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[78] Jeevan Kumar et al., “A High Gain Low Power Operational Amplifier Using Class AB Output Stage,” 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, pp. 409-413, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[79] Arunachalam Parthipan et al., “A High Performance CMOS Operational Amplifier,” 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, pp. 702-706, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[80] Hongyi Wang et al., “Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier,” 2019 IEEE International Conference of Intelligent Applied Systems on Engineering (ICIASE), Fuzhou, China, pp. 40-43, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[81] K. Sai Kumar et al., “Implementation of a CMOS Operational Amplifier Using Composite Cascode Stages,” 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS), Coimbatore, India, pp. 689-693, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[82] Saumya Srivastava, and Ttipti Sharma, “Performance Analysis of Operational Amplifier for High Gain & Low Power Applications,” 2019 4th International Conference on Information Systems and Computer Networks (ISCON), Mathura, India, pp. 208- 212, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[83] Yu-Wen Kuo et al., “Low-Voltage Tracking RC Frequency Compensation in Two-Stage Operational Amplifiers,” 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), Dallas, USA, pp. 782-785, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[84] Dipesh Panchal, and Amisha Naik, “Design and Simulation of Operational Amplifier Using Non Conventional Method for Low Power Applications,” 2020 IEEE 17th India Council International Conference (INDICON), New Delhi, India, pp. 1-3, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[85] Lakshmy V., and Shajahan E.S., “Performance Analysis of Low Power Low Voltage Amplifier Designs in 45nm CMOS Technology by Incorporating Miller Compensation,” 2020 IEEE Recent Advances in Intelligent Computational Systems (RAICS), Thiruvananthapuram, India, pp. 18-22, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[86] Nedson J. Maia et al., “A Low Power CMOS Operational Transconductance Amplifier with Improved CMRR,” 2020 32nd International Conference on Microelectronics (ICM), Aqaba, Jordan, pp. 1-4, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[87] Khristopherson C. Cajucom, Febus Reidj G. Cruz, and Glenn V. Magwili, “Design of 0.6 V Sub-Threshold Operational Amplifier in 40 Nm Process,” 2020 IEEE 12th International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment, and Management (HNICEM), Manila, Philippines, pp. 1-4, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[88] Alec Yen, and Benjamin J. Blalock, “A High Slew Rate, Low Power, Compact Operational Amplifier Based on the Super-Class AB Recycling Folded Cascode,” 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, USA, pp. 9-12, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[89] Cornel Stanescu et al., “A Dual Low Voltage Chopper Offset-Stabilized Operational Amplifier,” 2021 International Semiconductor Conference (CAS), Romania, pp. 129-132, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[90] I.T. Shruthi et al., “A High Gain, Low Power Operational Amplifier Utilizing BiCMOS Class AB Output Stage,” 2021 2nd Global Conference for Advancement in Technology (GCAT), Bangalore, India, pp. 1-3, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[91] Lujun Xie, “Two-Stage Operational Amplifier with Class A and B Output Stage,” 2021 3rd International Academic Exchange Conference on Science and Technology Innovation (IAECST), Guangzhou, China, pp. 260-263, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[92] Madhuri Kadam, “Dual Stage CMOS Operational Amplifier Design in Sky-Water 130nm Technology,” 2021 International Conference on Advances in Computing, Communication, and Control (ICAC3), Mumbai, India, pp. 1-5, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[93] Jannah Al-Hashimi, and Khaldoon Abugharbieh, “Design of a Switched-Mode Operational Amplifier Operating with a 0.5V Supply Voltage,” 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS), Toulon, France, pp. 1-4, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[94] Sumukh Nitundil et al., “Design and Comparative analysis of a Two-Stage Ultra-Low-Power Subthreshold Operational Amplifier in 180nm, 90nm, and 45nm Technology,” 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, pp. 36-40, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[95] Prakash Chandra, and Urvashi Bansal, “A Three-Stage CMOS Operational Amplifier with High Gain and Phase Margin,” 2021 International Conference on Industrial Electronics Research and Applications (ICIERA), New Delhi, India, pp. 1-4, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[96] Paweł Pieńczuk, Witold A. Pleskacz, and Mateusz Teodorowski, “Class AB Operational Amplifier in CMOS 55 nm Technology,” 2021 28th International Conference on Mixed Design of Integrated Circuits and System, Lodz, Poland, pp. 90-93, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[97] Mehrdad Amirkhan Dehkordi, Seyed Mehdi Mirsanei, and Soorena Zohoori, “A CMOS Low-Noise and Low-Power Transimpedance Amplifier,” 2021 29th Iranian Conference on Electrical Engineering (ICEE), Tehran, Iran, pp. 107-111, 2021.
[CrossRef] [Google Scholar] [Publisher Link] 
[98] Hyo-Jin Park et al., “A 18 µA Rail-to-Rail Class-AB Operational Amplifier with a High-Slew Miller Compensation (HSMC) Technique with 240% Settling Time Reduction in 0.18 µm,” IEEE 47th European Solid State Circuits Conference (ESSCIRC), Grenoble, France, pp. 399-402, 2021.
[CrossRef] [Google Scholar] [Publisher Link] 
[99] Kevin Vicuña et al., “A 180 nm Low-Cost Operational Amplifier for IoT Applications,” 2021 IEEE Fifth Ecuador Technical Chapters Meeting (ETCM), Cuenca, Ecuador, pp. 1-6, 2021.
[CrossRef] [Google Scholar] [Publisher Link] 
[100] S.P. Surabhi, and Deepa, “Design and Analysis of Low Power High Gain Amplifiers for DAC Application,” 2022 IEEE International Conference on Data Science and Information System (ICDSIS), Hassan, India, pp. 1-6, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[101] Nikolay Prokopenko, Vladislav Chumakov, and Anna Bugakova, “CMOS Operational Amplifier with Low Level of the Systematic Component of the Zero Offset Voltage,” 2022 International Conference on Actual Problems of Electron Devices Engineering (APEDE), Saratov, Russian Federation, pp. 163-166, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[102] Dipesh Panchal, and Amisha Naik, “0.5 V Variable Gain Amplifier Using Dynamic Threshold MOS for Ultra-Low Power Applications,” 2022 IEEE Delhi Section Conference (DELCON), New Delhi, India, pp. 1-5, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[103] Cristian Stancu, Dragos Dobrescu, and Lidia Dobrescu, “Offset Voltage Reduction Methods for a Two-Stage Folded Cascode Operational Amplifier,” 2022 14th International Conference on Electronics, Computers and Artificial Intelligence (ECAI), Ploiesti, Romania, pp. 1-4, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[104] Viet Nguyen-Thien et al., “A 0.47-μW Multi-Stage Low Noise Amplifier Employing 0.2-V-Supply OTA,” 2022 IEEE Ninth International Conference on Communications and Electronics (ICCE), Nha Trang, Vietnam, pp. 190-194, 2022.
[CrossRef] [Google Scholar] [Publisher Link]