Call for Paper - Upcoming Issues

LOW-POWERANDHIGH-SFDRCURRENTSTEERINGDACDESIGNIN65-NMCMOSUSINGC-DEMMETHOD

International Journal of Electronics and Communication Engineering
© 2024 by SSRG - IJECE Journal
Volume 11 Issue 6
Year of Publication : 2024
Authors : Ashok Kumar Adepu, Balaji Narayanam
10.14445/23488549/IJECE-V11I6P106
pdf
How to Cite?

Ashok Kumar Adepu, Balaji Narayanam, "LOW-POWERANDHIGH-SFDRCURRENTSTEERINGDACDESIGNIN65-NMCMOSUSINGC-DEMMETHOD," SSRG International Journal of Electronics and Communication Engineering, vol. 11,  no. 6, pp. 63-73, 2024. Crossref, https://doi.org/10.14445/23488549/IJECE-V11I6P106

Abstract:

Wireless Sensor Networks (WSNs) with low power consumption are getting more and more important. This work introduces an innovative low-power Digital-to-Analog Converters (DACs) architecture designed specifically for operating lowpower WSNs. The emphasis is placed on the essential role of DACs within WSNs, acknowledging their significant power consumption. This study presents a Compact Dynamic Element Matching (C-DEM) method, aiming to mitigate the power and area redundancies associated with conventional DEM techniques and to achieve power and area efficiency through the implementation of C-DEM. Dynamic element matching stands out as a widely recognized technique employed in the design of high-performance DACs. The present research was motivated by the noteworthy finding that DAC input data typically displays appropriate randomness. As an alternative to the traditional reliance on a Pseudo Random Number Generator (PRNG) in usual DEM approaches, this feature allows using the input data itself for random selection of current sources. When the PRNG is removed from a DAC and input data is used instead, the DAC's space and power consumption are significantly reduced while still providing the performance requirements of low-power WSNs. This is brought on by the PRNG's high power requirements and substantial DAC footprint. In comparison to a DAC employing the traditional DEM, the C-DEM-based DAC consumes less power and area reduction. In the proposed C-DEM, when DAC uses a traditional DEM, the Spurious-Free Dynamic Range (SFDR) is not as good.

Keywords:

Cascode current source, Differential Non-Linearity (DNL), Integral Non-Linearity (INL), Barrel shifter, SFDR, CDEM.

References:

[1] Subin Choi et al., “A Multisensor Mobile Interface for Industrial Environment and Healthcare Monitoring,” IEEE Transactions on Industrial Electronics, vol. 64, no. 3, pp. 2344-2352, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[2] Byungjoo Oh, Kyeonghwan Park, and Jae Joon Kim, “A Triple-Mode Performance-Optimized Reconfigurable Incremental ADC for Smart Sensor Applications,” IEEE Access, vol. 7, pp. 19013-19023, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[3] Meng-Hung Shen, Jen-Huan Tsai, and Po-Chiun Huang, “Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 5, pp. 369-373, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Wei-Te Lin, and Tai-Haur Kuo, “A Compact Dynamic-Performance-Improved Current-Steering DAC with Random Rotation-Based Binary-Weighted Selection,” IEEE Journal of Solid-State Circuits, vol. 47, no. 2, pp. 444-453, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Wei-Hsin Tseng, Chi-Wei Fan, and Jieh-Tsorng Wu, “A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With >70 dB SFDR up to 500 MHz ,” IEEE Journal of Solid-State Circuits, vol. 46, no. 12, pp. 2845-2856, 2011.
[CrossRef] [Google Scholar] [Publisher Link]
[6] A.R. Bugeja, and Bang-Sup Song, “A Self-Trimming 14-b 100-MS/s CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 35, no. 12, pp. 1841-1852, 2000.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Tao Chen, and Georges G.E. Gielen, “A 14-Bit 200-MHz Current-Steering DAC with Switching-Sequence Post-Adjustment Calibration,” IEEE Journal of Solid-State Circuits, vol. 42, no. 11, pp. 2386-239, 2007.
[CrossRef] [Google Scholar] [Publisher Link]
[8] M. Vesterbacka et al., “Dynamic Element Matching in D/A Converters with Restricted Scrambling,” ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems, Jounieh, Lebanon, vol. 1, pp. 36-39, 2000.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Niklas U. Andersson et al., “Models and Implementation of a Dynamic Element Matching DAC,” Analog Integrated Circuits and Signal Processing, vol. 34, pp. 7-16, 2003.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Meng-Hung Shen, Jen-Huan Tsai, and Po-Chiun Huang, “Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 5, pp. 369-373, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Wei-Te Lin, and Tai-Haur Kuo, “A Compact Dynamic-Performance-Improved Current-Steering DAC with Random Rotation-Based Binary-Weighted Selection,” IEEE Journal of Solid-State Circuits, vol. 47, no. 2, pp. 444-453, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Wei-Hsin Tseng, Chi-Wei Fan, and Jieh-Tsorng Wu, “A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With >70 dB SFDR up to 500 MHz,” IEEE Journal of Solid-State Circuits, vol. 46, no. 12, pp. 2845-2856, 2011.
[CrossRef] [Google Scholar] [Publisher Link]
[13] A.R. Bugeja, and Bang-Sup Song, “A Self-Trimming 14-b 100-MS/s CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 35, no. 12, pp. 1841-1852, 2000.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Longqiang Lai et al., “A 14-bit 500-MS/s DAC with 211-MHz 70 dB SFDR Bandwidth Using TRI-DEMRZ,” Analog Integrated Circuits and Signal Processing, vol. 96, pp. 133-145, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Wei Mao et al., ‘‘High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 5, pp. 995-999, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Usman Raza, Parag Kulkarni, and Mahesh Sooriyabandara, “Low Power Wide Area Networks: An Overview,” IEEE Communications Surveys & Tutorials, vol. 19, no. 2, pp. 855-873, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Mike O. Ojo et al., “A Review of Low-End, Middle-End, and High-End Iot Devices,” IEEE Access, vol. 6, pp. 70528-70554, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Fang-Ting Chou, and Chung-Chih Hung, “Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power BinaryWeighted Current-Steering DAC,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 6, pp. 2407-2411, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Maliang Liu, Zhangming Zhu, and Yintang Yang, “A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18 μ m CMOS,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 12, pp. 3148-3152, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[20] Wei-Te Lin, Hung-Yi Huang, and Tai-Haur Kuo, “A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < –61dB at 2.8 GS/s With DEMDRZ Technique,” IEEE Journal of Solid-State Circuits, vol. 49, no. 3, pp. 708-717, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[21] Wei-Te Lin, and Tai-Haur Kuo, “A Compact Dynamic-Performance-Improved Current-Steering DAC with Random Rotation-Based Binary-Weighted Selection,” IEEE Journal of Solid-State Circuits, vol. 47, no. 2, pp. 444-453, 2011.
[CrossRef] [Google Scholar] [Publisher Link]
[22] Meng-Hung Shen, Jen-Huan Tsai, and Po-Chiun Huang, “Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 5, pp. 369-373, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[23] Poornima Mittal, Bhawna Rawat, and Nishant Kumar, “Tetra-Variate Scrutiny of Diverse Multiplexer Techniques for Designing a Barrel Shifter for Low Power Digital Circuits,” Microprocessors and Microsystems, vol. 90, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[24] Deepika Bhadauria, and Shweta Agrawal, “A Review on Barrel Shifter,” International Journal of Engineering Development and Research, vol. 7, no. 1, pp. 241-244, 2019.
[Publisher Link] 
[25] N. Bharathesh Patel, and Manju Devi, “A Novel Low Power MUX Based Dynamic Barrel Shifter Using Footed Diode Domino Logic,” International Journal of Innovative Technology and Exploring Engineering, vol. 8, no. 6S3, pp. 307-311, 2019.
[Google Scholar] [Publisher Link]