Design and Implementation of Energy Efficient Area Optimized High Speed Approximate Multipliers Using Higher-Order Compressors

International Journal of Electronics and Communication Engineering

© 2024 by SSRG - IJECE Journal

Volume 11 Issue 7

Year of Publication : 2024

Authors : Talla Srinivasa Rao, Ch Srinivasu, K. Babulu

10.14445/23488549/IJECE-V11I7P119

How to Cite?

Talla Srinivasa Rao, Ch Srinivasu, K. Babulu, "Design and Implementation of Energy Efficient Area Optimized High Speed Approximate Multipliers Using Higher-Order Compressors," SSRG International Journal of Electronics and Communication Engineering, vol. 11,  no. 7, pp. 188-199, 2024. Crossref, https://doi.org/10.14445/23488549/IJECE-V11I7P119

Abstract:

Multipliers play an important role in Digital Signal Processing (DSP) applications, but their traditional design has significant limitations, such as high power consumption, huge area requirements, and long critical path delays. While inexact multipliers have emerged as a potential solution, they are best suited to applications where a small variation from absolute accuracy is acceptable. These inexact multipliers provide significant power savings and reduced area requirements while retaining acceptable levels of precision. Approximation is introduced at both the compressor and multiplier levels, resulting in significant reductions in area and power use. This study proposes an efficient approach to multiplier design that uses higherorder compressors rather than standard 4:2 compressors. The aim is to optimize hardware usage and power consumption. We propose five types of approximate compressors (4:2, 5:2, 6:2, 7:2, and 8:2) and develop four versions of the 8X8 approximate multiplier. These versions use approximation at various points of partial products with either exact full adders or Carry Skip Adders (CSKA) to improve efficiency when adding partial products at the end. Our innovations, which include two stages of partial product integration, result in significant reductions in power and hardware consumption, with average power savings of 62% and hardware reductions of up to 48%. The article also includes a thorough comparison of power, area, latency, and error analysis, emphasizing advances in hardware efficiency.

Keywords:

Approximate Multiplier Design, Carry Skip Adder, Compressor optimization, Digital Signal Processing, Higher-Order Compressors.

References:

[1] Farzad Farshchi, Muhammad Saeed Abrishami, and Sied Mehdi Fakhraie, “New Approximate Multiplier for Low Power Digital Signal Processing,” The 17th CSI International Symposium on Computer Architecture and Digital Systems, Tehran, Iran, pp. 25-30, 2013.
[CrossRef] [Google Scholar] [Publisher Link]
[2] Honglan Jiang et al., “Approximate Arithmetic Circuits: A Survey, Characterization and Recent Applications,” Proceedings of the IEEE, vol. 108, no. 12, pp. 2108-2135, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[3] Amir Momeni et al., “Design and Analysis of Approximate Compressors for Multiplication,” IEEE Transactions on Computers, vol. 64, no. 4, pp. 984–994, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Georgios Zervakis et al., “Design-Efficient Approximate Multiplication Circuits through Partial Product Perforation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 10, pp. 3105–3117, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Suganthi Venkatachalam, and Seok-Bum Ko, “Design of Power and Area Efficient Approximate Multipliers,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 5, pp. 1782–1786, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Jie Li et al., “Networked Human Motion Capture System Based on Quaternion Navigation,” Proceedings of the 11th EAI International Conference on Body Area Networks, pp. 38-44, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Mohammad Saeed Ansari et al., “Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 8, no. 3, pp. 404–416, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Farnaz Sabetzadeh, Mohammad Hossein Moaiyeri, and Mohammad Ahmadinejad, “A Majority-Based Imprecise Multiplier for Ultra-Efficient Approximate Image Multiplication,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 11, pp. 4200– 4208, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Antonio Giuseppe Maria Strollo et al., “Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 9, pp. 3021–3034, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Pranose J. Edavoor, Sithara Raveendran, and Amol D. Rahulkar, “Approximate Multiplier Design Using Novel Dual-Stage 4:2 Compressors,” IEEE Access, vol. 8, pp. 48337–48351, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Salim Ullah et al., “High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 2, pp. 211–224, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Mohammad Ahmadinejad, and Mohammad Hossein Moaiyeri, “Energy- and Quality-Efficient Approximate Multipliers for Neural Network and Image Processing Applications,” IEEE Transactions on Emerging Topics in Computing, vol. 10, no. 2, pp. 1105–1116, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[13] H.C. Prashanth et al., “Design and Evaluation of In-Exact Compressor Based Approximate Multipliers,” Proceedings of the ACM Great Lakes Symposium on VLSI 2022, GLSVLSI, pp. 431–436, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Muteen Munawar, Zain Shabbir, and Muhammad Akram, “Area, Delay, and Energy-Efficient Full Dadda Multiplier,” Journal of Circuits, Systems and Computers, vol. 32, no. 15, pp. 1–16, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Atefeh Minaeifar et al., “A High-Accuracy Low-Power Approximate Multipliers with New Error Compensation Technique for DSP Applications,” Circuits, Systems, and Signal Processing, vol. 43, pp. 526–544, 2024.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Chip-Hong Chang, Jiangmin Gu, and Mingyan Zhang, “Ultra Low-Voltage Low-Power CMOS 4-2 and 5-2 Compressors for Fast Arithmetic Circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 10, pp. 1985–1997, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Omid Akbari et al., “Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers,” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 25, no. 4, pp. 1352–1361, 2017.
[CrossRef] [Google Scholar] [Publisher Link]