Novel GaAs-on-Si MOSFET: A Breakthrough in Analog Performance over Conventional Si MOSFET
| International Journal of Electronics and Communication Engineering |
| © 2024 by SSRG - IJECE Journal |
| Volume 11 Issue 9 |
| Year of Publication : 2024 |
| Authors : Ashish Vilas Jawake, Suresh Damodar Shirbahadurkar |
10.14445/23488549/IJECE-V11I9P119
How to Cite?
Ashish Vilas Jawake, Suresh Damodar Shirbahadurkar, "Novel GaAs-on-Si MOSFET: A Breakthrough in Analog Performance over Conventional Si MOSFET," SSRG International Journal of Electronics and Communication Engineering, vol. 11, no. 9, pp. 215-222, 2024. Crossref, https://doi.org/10.14445/23488549/IJECE-V11I9P119
Abstract:
The paper introduces a novel Gallium Arsenide on Silicon (GaAs-on-Si) MOSFET, formed by epitaxial deposition of a Galium Arsenide (GaAs) layer on a silicon substrate. This device offers significant improvements in analog performance over conventional Silicon MOSFETs, with a 40% increase in on-state current (ION) due to the higher electron mobility of GaAs. The paper provides a comparative analysis of the electrical characteristics and performance parameters, demonstrating the superiority of the GaAs-on-Si MOSFET. The device structure utilizes a planar configuration with GaAs as the channel material on a Si substrate fabricated through a cost-effective Molecular Beam Epitaxial (MBE) process. The study highlights enhanced analog performance metrics, making the GaAs-on-Si MOSFET a promising candidate for high-frequency and analog applications. The findings suggest that integrating GaAs with established Si technology can lead to significant advancements in semiconductor devices, offering better performance for analog integrated circuits and Radio Frequency (RF) applications. The fabrication process and detailed performance analysis underscore the potential of this novel device in advancing semiconductor technology, inspiring optimism for the future of semiconductor research and development.
Keywords:
GaAs-on-Si MOSFET, Analog characteristics, Gate capacitance, Unity gain frequency, Output transconductance.
References:
[1] Ravi Droopad et al., “Development of GaAs-Based MOSFET Using Molecular Beam Epitaxy,” Journal of Crystal Growth, vol. 301-302, pp. 139-144, 2007.
[CrossRef] [Google Scholar] [Publisher Link]
[2] IEEE International Roadmap for Semiconductors Devices and Systems, IRDS IEEE, 2020, [Online]. Available: https://irds.ieee.org/.
[3] P.J. Taylor et al., “Optoelectronic Device Performance on Reduced Threading Dislocation Density GaAs/Si,” Journal of Applied Physics, vol. 89, no. 8, pp. 4365-4375, 2001.
[CrossRef] [Google Scholar] [Publisher Link]
[4] D. Bhattacharya, “Gallium Arsenide Digital Integrated Circuits,” Bulletin of Materials Science, vol. 13, pp. 135-150, 1990.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Jae-Seong Park et al., “Heteroepitaxial Growth of III-V Semiconductors on Silicon,” Crystals, vol. 10, no. 12, pp. 1-36, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Massimo Gurioli et al., “Droplet Epitaxy of Semiconductor Nanostructures for Quantum Photonic Devices,” Nature Materials, vol. 18, pp. 799-810, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Hemant Pardeshi et al., “Investigation of Asymmetric Effects Due to Gate Misalignment Gate Bias and Underlap Length in III–V Heterostructure Underlap DG MOSFET,” Physica E: Low-dimensional Systems and Nanostructures, vol. 46, pp. 61-67, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Ganesh C. Patil, and S. Qureshi, “Scalability and RF Performance of Nanoscale Dopant Segregated Schottky Barrier SOI MOSFET,” TENCON 2010 - 2010 IEEE Region 10 Conference, Fukuoka, Japan, pp. 1921-1926, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[9] K. Suzuki et al., “Scaling Theory for Double-Gate SOI MOSFET’s,” IEEE Transactions on Electron Devices, vol. 40, no. 12, pp. 2326- 2329, 1993.
[CrossRef] [Google Scholar] [Publisher Link]
[10] H. Iwai, “Roadmap for 22nm and Beyond,” Microelectronic Engineering, vol. 86, no. 7-9, pp. 1520-1528, 2009.
[CrossRef] [Google Scholar] [Publisher Link]
[11] M.J. Kumar, and A. Chaudhry, “Two-Dimensional Analytical Modeling of Fully Depleted DMG SOI MOSFET and Evidence for Diminished SCEs,” IEEE Transactions on Electron Devices, vol. 51, no. 4, pp. 569-574, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Thomas Skotnicki et al., “Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia,” IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 96-130, 2008.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Shinichi Takagi et al., “Carrier-Transport-Enhanced Channel CMOS for Improved Power Consumption and Performance,” IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 21-39, 2008.
[CrossRef] [Google Scholar] [Publisher Link]
[14] M. Jurczak et al., “Review of FINFET Technology,” 2009 IEEE International SOI Conference, Foster City, CA, USA, pp. 1-4, 2009.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Jean-Pierre Colinge, “Multiple-Gate SOI MOSFETs,” Solid-State Electron, vol. 48, no. 6, pp. 897-905, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Y. Xuan et al., “High-Performance Submicron Inversion-Type Enhancement-Mode InGaAs MOSFETs with ALD Al2O3, HfO2 and HfAlO as Gate Dielectrics,” 2007 IEEE International Electron Devices Meeting, Washington, DC, USA, pp. 637-640, 2007.
[CrossRef] [Google Scholar] [Publisher Link]
[17] W.C. Lee et al., “InGaAs and Ge MOSFETs with High κ Dielectrics,” Microelectronic Engineering, vol. 88, no. 4, pp. 336-341, 20011.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Kwok K. Ng, Complete Guide to Semiconductor Devices, 2nd ed., John Wiley & Sons, 2002.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Electrochemical Society, Silicon-on-Insulator Technology and Devices XI, Electrochemical Society, pp. 522, 2003.
[Publisher Link]
[20] David Ferry, and Stephen Marshall Goodnick, Transport in Nanostructures, Cambridge University Press, pp. 1-512, 1997.
[CrossRef] [Google Scholar] [Publisher Link]
[21] J.R. Brews et al., “A Charge Sheet Model of the MOSFET,” Solid-State Electron, vol. 21, no. 2, pp. 345-355, 1978.
[CrossRef] [Google Scholar] [Publisher Link]
[22] R. Chau et al., “High-/spl Kappa//Metal-Gate Stack and its MOSFET Characteristics,” IEEE Electron Device Letters, vol. 25, no. 6, pp. 408-410, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[23] H. Iwai, “CMOS Technology—Year 2010 and Beyond,” IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 357-366, 1999.
[CrossRef] [Google Scholar] [Publisher Link]
[24] Eric Pop, “Energy Dissipation and Transport in Nanoscale Devices,” Nano Research, vol. 3, pp. 147-169, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[25] Yuan Taur, and Tak H. Ning, Fundamentals of Modern VLSI Devices, 2nd ed., Cambridge University Press, 2009.
[CrossRef] [Google Scholar] [Publisher Link]
[26] Zhibin Ren et al., “The Ballistic Nanotransistor: A Simulation Study,” International Electron Devices Meeting 2000. Technical Digest., San Francisco, CA, USA, pp. 715-718, 2000.
[CrossRef] [Google Scholar] [Publisher Link]
[27] R.H. Dennard et al., “Design of Ion-Implanted MOSFETs with Tiny Physical Dimensions,” IEEE Journal of Solid-State Circuits, vol. 9, no. 5, pp. 256-268, 1974.
[CrossRef] [Google Scholar] [Publisher Link]
[28] G.E. Moore, “Cramming more Components Onto Integrated Circuits,” Proceedings of the IEEE, vol. 86, no. 1, pp. 82-85, 1998.
[CrossRef] [Google Scholar] [Publisher Link]
[29] Stanley Wolf, and Richard N. Tauber, Silicon Processing for the VLSI Era: Process Technology, Lattice Press, 2000.
[Google Scholar] [Publisher Link]
[30] S.I. Long et al., “High Speed GaAs Integrated Circuits,” Proceedings of the IEEE, vol. 70, no. 1, pp. 35-45, 1982.
[CrossRef] [Google Scholar] [Publisher Link]
[31] Hiroshi Iwai, and Shun'ichiro Ohmi, “Silicon Integrated Circuit Technology from Past to Future,” Microelectronics Reliability, vol. 42, no. 4-5, pp. 465-491, 2002.
[CrossRef] [Google Scholar] [Publisher Link]
[32] W. Haensch et al., “Silicon CMOS Devices Beyond Scaling,” IBM Journal of Research and Development, vol. 50, no. 4.5, pp. 339-361, 2006.
[CrossRef] [Google Scholar] [Publisher Link]
[33] Ratul Kundu et al., “Comparative Analysis of Short Channel Effects in Dopingless Charge Plasma Based Nanowire FET,” 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), Kolkata, India, pp. 151-155, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[34] E.P. Gusev, V. Narayanan, and M.M. Frank, “Advanced high-κ Dielectric Stacks with PolySi and Metal Gates: Recent Progress and Current Challenges,” IBM Journal of Research and Development, vol. 50, no. 4.5, pp. 387-410, 2006.
[CrossRef] [Google Scholar] [Publisher Link]
[35] Dieter K. Schroder, Semiconductor Material and Device Characterization, 3rd ed., Wiley-Press, 2006.
[Google Scholar] [Publisher Link]
[36] David L. Pulfrey, Understanding Modern Transistors and Diodes, Cambridge University Press, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[37] Mark Lundstrom, Fundamentals of Carrier Transport, 2nd ed., Cambridge University Press, 2000.
[CrossRef] [Google Scholar] [Publisher Link]