Call for Paper - Upcoming Issues

Power Consumption of CIC Decimation Filter with Sharpened Zero Rotation using VLSI Technique

International Journal of Electronics and Communication Engineering
© 2014 by SSRG - IJECE Journal
Volume 1 Issue 3
Year of Publication : 2014
Authors : R.Mononisha and G.Brindha
10.14445/23488549/IJECE-V1I3P101
pdf
How to Cite?

R.Mononisha and G.Brindha, "Power Consumption of CIC Decimation Filter with Sharpened Zero Rotation using VLSI Technique," SSRG International Journal of Electronics and Communication Engineering, vol. 1,  no. 3, pp. 1-5, 2014. Crossref, https://doi.org/10.14445/23488549/IJECE-V1I3P101

Abstract:

The CIC decimation filter with zero rotation and compensation section was developed and presented in this paper. The magnitude response of the filter with various decimation factors considering different stages were estimated and compared with the existing structures. The sine compensator was used to improve the passband droop and stopband alias rejection. The result showed that the passband droop improvement of 36%, 88%, 89% and stopband improvement of 6%, 7.2%, 2% for the decimation factor 8, 16 and 32 respectively.

Keywords:

CIC filter, Comb filter, Filter sharpening, Zero rotation, Decimator, Compensation filter

References:

[1]. E. B. Hogenauer, “An economical class of digital filters for decimation and interpolation,” IEEE Trans. Acoustic. Speech, Signal Process, vol. ASSP-29, no. 2, pp. 155–162, Apr. 1981.
[2]. J. F. Kaiser and R. W. Hamming, “Sharpening the response of a symmetric nonrecursive filters by multiple use of the same filter,” IEEE Trans. Acoustic. Speech, Signal Process, vol. ASSP-25, no. 3, pp. 415–422, Oct. 1977.
[3]. Kwentus, Z Jiang, and A.N. Willson, “Application of Filter Sharpening to Cascaded Integrator-Comb Decimation Filters,” IEEE Trans. on Signal Processing, vol. 45, no. 2, pp. 457–467, Feb. 1997.
[4]. L. L. Presti, “Efficient modified-sinc filters for sigma-delta A/D converters,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 47, no. 11, pp.1204–1213, Nov. 2000.
[5]. G. J. Dolecek and S. K. Mitra, “A new two-stage sharpened comb decimator,” IEEE Trans. On Circuits and Systems, vol. 52, pp. 1414-1420, July 2005.
[6]. Alfonso Fernandez-Vazquez and G. J. Dolecek, “Maximally Flat CIC Compensation Filter: Design and Multiplierless Implementation,” IEEE Transactions on Circuits and Systems-II; Express briefs, vol.59, No.2, pp.113-117,
February 2012.