Research Article | Open Access | Download PDF
Volume 13 | Issue 5 | Year 2026 | Article Id. IJEEE-V13I5P111 | DOI : https://doi.org/10.14445/23488379/IJEEE-V13I5P111MIRA: Memory-Centric Intelligent Reconfigurable Architecture for LSTM
Sagar Vijay Mhatre, Vinitkumar Jayaprakash Dongre, Sudhakar Mande
| Received | Revised | Accepted | Published |
|---|---|---|---|
| 19 Feb 2026 | 18 Mar 2026 | 17 Apr 2026 | 30 May 2026 |
Citation :
Sagar Vijay Mhatre, Vinitkumar Jayaprakash Dongre, Sudhakar Mande, "MIRA: Memory-Centric Intelligent Reconfigurable Architecture for LSTM," International Journal of Electrical and Electronics Engineering, vol. 13, no. 5, pp. 127-142, 2026. Crossref, https://doi.org/10.14445/23488379/IJEEE-V13I5P111
Abstract
Accurate and real-time state-of-charge (SoC) estimation is essential for safe and efficient operation of lithium-ion batteries in electric vehicles. Although Long Short-Term Memory (LSTM) networks provide high prediction accuracy, their deployment in embedded battery management systems is limited by computational and resource constraints. This paper presents Memory-Centric Intelligent Reconfigurable Architecture (MIRA), a hardware–software co-designed FPGA-based accelerator for real-time SoC prediction using an optimized LSTM model. The proposed framework integrates feature reduction, sequence modeling, and quantization-aware training with hardware-aware optimizations, including fixed-point representation, activation function approximation, and parallelized matrix multiplication. The accelerator is implemented on a low-cost PYNQ-Z2 platform using near-memory computation and tiling to improve performance and energy efficiency. Experimental results show that the proposed design achieves an inference latency of 0.9536 ms per sample with a throughput of 1048.92 samples/s, significantly outperforming a CPU-based implementation. The system consumes 136 mW and achieves 4.28 GOPS/W. A cost-aware metric, GOPS/W/$, is introduced, with the proposed design achieving 0.0331, outperforming existing accelerators. These results demonstrate an effective balance between accuracy, efficiency, and cost for edge deployment.
Keywords
Edge AI, FPGA Acceleration, LSTM, Memory-Centric Architecture, State-of-Charge Estimation
References
- Raja Rajendra Timilsina et al., “Global Drive toward Net-Zero Emissions and Sustainability via Electric Vehicles: An Integrative Critical Review,” Energy, Ecology and Environment, vol. 10, pp. 125-144, 2025.
[CrossRef] [Google Scholar] [Publisher Link] - Erdi Tosun et al., “Evaluation of Lithium-ion Batteries in Electric Vehicles,” International Journal of Automotive Science and Technology, vol. 8, no. 3, pp. 332-340, 2024.
[CrossRef] [Google Scholar] [Publisher Link] - Ingvild B. Espedal et al., “Current Trends for State-of-Charge (SoC) Estimation in Lithium-Ion Battery Electric Vehicles,” Energies, vol. 14, no. 11, 2021.
[CrossRef] [Google Scholar] [Publisher Link] - Anith Khairunnisa Ghazali, Nor Azlina Ab. Aziz, and Mohd Khair Hassan, “Advanced Algorithms in Battery Management Systems for Electric Vehicles: A Comprehensive Review,” Symmetry, vol. 17, no. 3, 2025.
[CrossRef] [Google Scholar] [Publisher Link] - Zuolu Wang et al., “A Review on Online State of Charge and State of Health Estimation for Lithium-Ion Batteries in Electric Vehicles,” Energy Reports, vol. 7, pp. 5141-5161, 2021.
[CrossRef] [Google Scholar] [Publisher Link] - Dickson N. T. How et al., “State of Charge Estimation for Lithium-Ion Batteries Using Model-Based and Data-Driven Methods: A Review,” IEEE Access, vol. 7, pp. 136116-136136, 2019.
[CrossRef] [Google Scholar] [Publisher Link] - Adolfo Dannier et al., “Li-Ion Batteries for Electric Vehicle Applications: An Overview of Accurate State of Charge/State of Health Estimation Methods,” Energies, vol. 18, no. 4, 2025.
[CrossRef] [Google Scholar] [Publisher Link] - Ruifeng Zhang et al., “State of the Art of Lithium-Ion Battery SOC Estimation for Electrical Vehicles,” Energies, vol. 11, no. 7, 2018.
[CrossRef] [Google Scholar] [Publisher Link] - Xinyue Liu et al., “Advances in the Study of Techniques to Determine the Lithium-Ion Battery’s State of Charge,” Energies, vol. 17, no. 7, 2024.
[CrossRef] [Google Scholar] [Publisher Link] - Ming Zhang, Kai Wang, and Y. Zhou, “Online State of Charge Estimation of Lithium-Ion Cells Using Particle Filter-Based Hybrid Filtering Approach,” Complexity, vol. 2020, no. 1, 2020.
[CrossRef] [Google Scholar] [Publisher Link] - Satyashil D. Nagarale, and B. P. Patil, “Accelerating AI-Based Battery Management System’s SOC and SOH on FPGA,” Applied Computational Intelligence and Soft Computing, pp. 1-18, 2023.
[CrossRef] [Google Scholar] [Publisher Link] - Fangfang Yang et al., “State-of-Charge Estimation of Lithium-Ion Batteries via Long Short-Term Memory Network,” IEEE Access, vol. 7, pp. 53792-53799, 2019.
[CrossRef] [Google Scholar] [Publisher Link] - Ephrem Chemali et al., “Long Short-Term Memory Networks for Accurate State-Of-Charge Estimation of Li-Ion Batteries,” IEEE Transactions on Industrial Electronics, vol. 65, no. 8, pp. 6730-6739, 2018.
[CrossRef] [Google Scholar] [Publisher Link] - Eyad Almaita et al., “State of Charge Estimation for a Group of Lithium-Ion Batteries Using Long Short-Term Memory Neural Network,” Journal of Energy Storage, vol. 52, 2022.
[CrossRef] [Google Scholar] [Publisher Link] - Saadin Oyucu et al., “Comparative Analysis of Commonly Used Machine Learning Approaches for Li-Ion Battery Performance Prediction and Management in Electric Vehicles,” Applied Sciences, vol. 14, no. 6, 2024.
[CrossRef] [Google Scholar] [Publisher Link] - Ehab Issa El-Sayed, Salah K. ElSayed, and Mohammad Alsharef, “Data-Driven Approaches for State-of-Charge Estimation in Battery Electric Vehicles Using Machine and Deep Learning Techniques,” Sustainability, vol. 16, no. 21, 2024.
[CrossRef] [Google Scholar] [Publisher Link] - Xiangbao Song et al., “Combined CNN-LSTM Network for State-of-Charge Estimation of Lithium-Ion Batteries,” IEEE Access, vol. 7, pp. 88894-88902, 2019.
[CrossRef] [Google Scholar] [Publisher Link] - Dazhong He et al., “An FPGA-Based LSTM Acceleration Engine for Deep Learning Frameworks,” Electronics, vol. 10, no. 6, 2021.
[CrossRef] [Google Scholar] [Publisher Link] - Shashwat Khandelwal et al., “FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs,” arXiv, 2025.
[CrossRef] [Google Scholar] [Publisher Link] - Nianyi Wang et al., “A Compression Strategy to Accelerate LSTM Meta-Learning on FPGA,” ICT Express, vol. 8, no. 3, pp. 322-327, 2022.
[CrossRef] [Google Scholar] [Publisher Link] - Chao Qian, Tianheng Ling, and Gregor Schiele, “Exploring Energy Efficiency of LSTM Accelerators: A Parameterized Architecture Design for Embedded FPGAs,” Journal of Systems Architecture, vol. 152, 2024.
[CrossRef] [Google Scholar] [Publisher Link] - Richie Li, “Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review,” arXiv, 2025.
[CrossRef] [Google Scholar] [Publisher Link] - Chang Gao, Tobi Delbruck, and Shih-Chii Liu, “Spartus: A 9.4 TOp/s FPGA-Based LSTM Accelerator Exploiting Spatio-Temporal Sparsity,” IEEE Transactions on Neural Networks and Learning Systems, vol. 35, no. 1, pp. 1098-1112, 2024.
[CrossRef] [Google Scholar] [Publisher Link] - Anouar Nechi et al., “FPGA-Based Deep Learning Inference Accelerators: Where Are We Standing?,” ACM Transactions on Reconfigurable Technology and Systems, vol. 16, no. 4, pp. 1-32, 2023.
[CrossRef] [Google Scholar] [Publisher Link] - Rui Xiong et al., “Critical Review on the Battery State of Charge Estimation Methods for Electric Vehicles,” IEEE Access, vol. 6, pp. 1832-1843, 2017.
[CrossRef] [Google Scholar] [Publisher Link] - Ming Zhang et al., “A Review of SOH Prediction of Li-Ion Batteries Based on Data-Driven Algorithms,” Energies, vol. 16, no. 7, 2023.
[CrossRef] [Google Scholar] [Publisher Link] - Don Lahiru Nirmal Hettiarachchi, Venkata Salini Priyamvada Davuluru, and Eric J. Balster, “Integer vs. Floating-Point Processing on Modern FPGA Technology,” 2020 10th Annual Computing and Communication Workshop and Conference (CCWC), Las Vegas, NV, USA, pp. 606-612, 2020.
[CrossRef] [Google Scholar] [Publisher Link] - Fabian Schuiki et al., “A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets,” IEEE Transactions on Computers, vol. 68, no. 4, pp. 484-497, 2019.
[CrossRef] [Google Scholar] [Publisher Link] - Gordon Euhyun Moon et al., “Evaluating Spatial Accelerator Architectures with Tiled Matrix-Matrix Multiplication,” IEEE Transactions on Parallel and Distributed Systems, vol. 33, no. 4, pp. 1002-1014, 2022.
[CrossRef] [Google Scholar] [Publisher Link] - Zhiqiang Que et al., “Mapping Large LSTMs to FPGAs with Weight Reuse,” Journal of Signal Processing Systems, vol. 92, no. 9 pp. 965-979, 2020.
[CrossRef] [Google Scholar] [Publisher Link] - B Erfan Bank-Tavakoli et al., “Polar: A Pipelined/Overlapped FPGA-Based LSTM Accelerator,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 3, pp. 838-842, 2020.
[CrossRef] [Google Scholar] [Publisher Link] - Meiqi Wang et al., “E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 9, no. 2, pp. 280-291, 2019.
[CrossRef] [Google Scholar] [Publisher Link] - Shaorun Wang et al., “Acceleration of LSTM with Structured Pruning Method on FPGA,” IEEE Access, vol. 7, pp. 62930-62937, 2019.
[CrossRef] [Google Scholar] [Publisher Link] - Lenos Ioannou, and Suhaib A. Fahmy, “Streaming Overlay Architecture for Lightweight LSTM Computation on FPGA SoCs,” ACM Transactions on Reconfigurable Technology and Systems, vol. 16, no. 1, pp. 1-26, 2022.
[CrossRef] [Google Scholar] [Publisher Link] - Seyed Abolfazl Ghasemzadeh et al., “BRDS: An FPGA-Based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsification,” arXiv, 2021.
[CrossRef] [Google Scholar] [Publisher Link] - Maheshwari Adaikkappan, and Nageswari Sathiyamoorthy, “Modeling, State of Charge Estimation, and Charging of Lithium‐Ion Battery in Electric Vehicle: A Review,” International Journal of Energy Research, vol. 46, no. 3, pp. 2141-2165, 2022.
[CrossRef] [Google Scholar] [Publisher Link] - Li Gao, Zhongqiang Luo, and Lin Wang, “Convolutional Neural Network Acceleration Techniques Based on FPGA Platforms: Principles, Methods, and Challenges,” Information, vol. 16, no. 10, 2025.
[CrossRef] [Google Scholar] [Publisher Link]