Analysis of Cascaded H- Bridge Inverter and Minimization of Total Harmonic Distortion

International Journal of Electrical and Electronics Engineering
© 2014 by SSRG - IJEEE Journal
Volume 1 Issue 6
Year of Publication : 2014
Authors : P.Divya Jyothsna, S.Harinath
pdf
How to Cite?

P.Divya Jyothsna, S.Harinath, "Analysis of Cascaded H- Bridge Inverter and Minimization of Total Harmonic Distortion," SSRG International Journal of Electrical and Electronics Engineering, vol. 1,  no. 6, pp. 1-5, 2014. Crossref, https://doi.org/10.14445/23488379/IJEEE-V1I6P101

Abstract:

  This paper projects the different levels of cascaded H-bridge inverters and the minimization of total harmonic distortion by increasing the levels. For triggering of the semiconductor devices used in the inverter level shifting pulse width modulation technique is used. Individually for each level inverter we have developed the switching circuit and also the inverter. The analysis of three level and five level cascaded H-bridge inverters is done in MATLAB/SIMULINK by applying level shifting PWM technique. The simulation results shows the improvement of output voltage waveform and reduction of the total harmonic distortion by increasing the levels in inverter.

Keywords:

Cascaded H-bridge inverter, Level shifting Pulse width Modulation.

References:

[1] Keith Corzine and Yaakov Familiant “A New Cascaded Multilevel H-Bridge Drive.”IEEE Transaction on Power Electronics, Vol.17, No.1, January2002.
[2] Rodriguez, J.S. Lai, Fang Z. Peng,( 2002) "Multilevel Inverters: A Survey of Topologies, Controlsand Applications", IEEE Trans on Industrial Electronics, Vol 49, No 4, 724-738.
[3] T.Prathiba*, P.Renuga,(2012) “A comparative study of Total Harmonic Distortion in Multilevel inverter topologies”,JIEA,Vol 2,No 3.
[4] Zhong Du, LeonM.Tolbert, BurakOzpineci, John N. Chiasson, (2009) “Fundamental Frequency Switching Strategies of a Seven-Level Hybrid Cascaded H-Bridge Multilevel Inverter” IEEE transactions on power electronics, vol. 24, no. 1.
[5] Leon M. Tolbert, T.G. Habetler, (1998) "Novel Multilevel inverter Carrier-Based PWM Methods", IEEE IAS Annual meeting, Oct. 10-15, 1424-1431.
[6] N. S. Choi, J. G. Cho, and G. H. Cho, “A general circuit topology of multilevel inverter,” in Proc. IEEE PESC’91, 1991, pp. 96–103.