Evaluating the Statistical Stability of POSIT Arithmetic and IEEE 754 Float to Accelerate Data for Detection of Breast Cancer

International Journal of Electrical and Electronics Engineering

© 2022 by SSRG - IJEEE Journal

Volume 9 Issue 9

Year of Publication : 2022

Authors : H. S. Laxmisagar, M. C. Hanumantharaju

10.14445/23488379/IJEEE-V9I9P106

How to Cite?

H. S. Laxmisagar, M. C. Hanumantharaju, "Evaluating the Statistical Stability of POSIT Arithmetic and IEEE 754 Float to Accelerate Data for Detection of Breast Cancer," SSRG International Journal of Electrical and Electronics Engineering, vol. 9,  no. 9, pp. 47-53, 2022. Crossref, https://doi.org/10.14445/23488379/IJEEE-V9I9P106

Abstract:

In recent years, the researcher has focused on the hardware implementation of Floating Point Units (FPUs), which have a huge area and energy footprint. Due to their greater accuracy, speed, and simpler hardware design, Posit Arithmetic Units (PAUs) are proposed to replace IEEE 754-2008 compliant FPUs. It is important to improve existing floating-point IP cores for field-programmable gate array (FPGA) based applications. In comparison with other floatingpoint formats, posits number representation offers greater dynamic range and numerical accuracy. Various researchers attempted to implement a support vector machine (SVM) using hardware implemented on FPGA platforms to achieve high performance at lower power consumption and cost. As a result, the algorithm is unsuitable for embedded real-time applications. Therefore, SVM linear classifier is implemented on hardware, decreasing the latency and executing the task in real-time. This paper proposes an SVM linear classifier with pipeline architecture for fast processing in Verilog HDL using a single-precision IEEE standard 754 number format with 32-bit representation. The POSIT algorithm design is done with 24-bit representation using a software approach to determine the accuracy of prediction for the detection of Breast Cancer. The accuracy rate is computed both using software and hardware for performance evaluation. The pipelined SVM architecture is designed using Verilog HDL and synthesized using the Vivado simulation tool. The design is configured to the Xilinx KC705 Kintex-7 evaluation board for implementation.

Keywords:

Breast Cancer, FPGA, IEEE 754 format, SVM, Vivado tool, Verilog HDL.

References:

[1] J. Ferlay et al., "Cancer Statistics for the Year 2020: An Overview," Int. J. Cancer, vol. 149, no. 4, pp. 778–789, 2021. Doi: https://doi.org/10.1002/ijc.33588.
[2] P. Mathur et al., "Cancer Statistics, 2020: Report from National Cancer Registry Programme, India," JCO Glob. Oncol., no. 6, pp. 1063–1075, 2020. Doi: 10.1200/GO.20.00122.
[3] Dr.A.Nitesh and J.Deveesh, "Analysis and Optimization of a Floating Point Representation of a Complex Numbers using FPGA," SSRG International Journal of VLSI & Signal Processing, vol. 3, no. 2, pp. 17-21, 2016. Crossref, https://doi.org/10.14445/23942584/IJVSP-V3I2P104
[4] M. Papadonikolakis and C.S. Bouganis, "A Novel FPGA-Based SVM Classifier," in International Conference on Field-Programmable Technology, pp. 283–286, 2010. Doi: 10.1109/FPT.2010.5681485.
[5] J. Gustafson, "Posit Arithmetic," Math. Noteb. Descr. Posit Number Syst., vol. 30, 2017.
[6] J. L. Gustafson and I. T. Yonemoto, "Beating Floating Point at its Own Game: Posit Arithmetic," Supercomput. Front. Innov., vol. 4, no. 2, pp. 71–86, 2017.
[7] Chiranjeevi G N, Dr Subhash Kulkarni, "Enhanced MAC Controller Design for 2D Convolution Image Processing on FPGA," SSRG International Journal of Engineering Trends and Technology, vol. 69, no. 9, pp. 51-55, 2021. Crossref, https://doi.org/ 10.14445/22315381/IJETT-V69I9P207
[8] M. Cococcioni, F. Rossi, E. Ruffaldi, and S. Saponara, "Fast Approximations of Activation Functions in Deep Neural Networks when using Posit Arithmetic," Sensors, vol. 20, no. 5, 2020. Doi: 10.3390/s20051515.
[9] L. Van Dam, J. Peltenburg, Z. Al-Ars, and H. P. Hofstee, "An Accelerator for Posit Arithmetic Targeting Posit Level 1 Blas Routines and Pair-Hmm," in Proceedings of the Conference for Next Generation Arithmetic, vol. 2019, pp. 1–10, 2019.
[10] D. Selvathi and R. D. Nayagam, "FPGA Implementation of on-Chip ANN for Breast Cancer Diagnosis," Intell. Decis. Technol. vol. 10, no. 4, pp. 341–352, 2016.
[11] A. Baez et al., "High-Level Synthesis of Multiclass SVM using Code Refactoring to Classify Brain Cancer from Hyperspectral Images," Electronics, vol. 8, no. 12, 2019. Doi: 10.3390/electronics8121494.
[12] M. Mohammadi, A. Krishna, N. S., and S. K. Nandy, "A Hardware Architecture for Radial Basis Function Neural Network Classifier," IEEE Trans. Parallel Distrib. Syst., vol. 29, no. 3, pp. 481–495, 2018. Doi: 10.1109/TPDS.2017.2768366. 
[13] Ramya R, Madhura R, "FPGA Implementation of Optimized BIST Architecture for Testing of Logic Circuits," SSRG International Journal of VLSI & Signal Processing, vol. 7, no. 2, pp. 36-42, 2020. Crossref, https://doi.org/10.14445/23942584/IJVSP-V7I2P106
[14] M. Bassoli, V. Bianchi, and I. De Munari, "A Simulink Model-Based Design of a Floating-Point Pipelined Accumulator with HDL Coder Compatibility for FPGA Implementation," in Applications in Electronics Pervading Industry, Environment and Society, pp. 163–171, 2020.
[15] Louca, Cook, and Johnson, "Implementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs," in Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, pp. 107–116, 1996. Doi: 10.1109/FPGA.1996.564761.
[16] S. T. Chandrasekaran, R. Hua, I. Banerjee, and A. Sanyal, "A Fully-Integrated Analog Machine Learning Classifier for Breast Cancer Classification," Electronics, vol. 9, no. 3, 2020. Doi: 10.3390/electronics9030515.
[17] D. Selvathi and A. Aarthy Poornila, "Deep Learning Techniques for Breast Cancer Detection Using Medical Image Analysis," in Biologically Rationalized Computing Techniques for Image Processing Applications, J. Hemanth and B. V. Emilia, Eds. Cham: Springer International Publishing, pp. 159–186, 2018. Doi: 10.1007/978-3-319-61316-1_8.
[18] G. C. Batista, D. L. Oliveira, O. Saotome, and W. L. S. Silva, "A Low-Power Asynchronous Hardware Implementation of a Novel SVM Classifier, with an Application in a Speech Recognition System," Microelectronics J., vol. 105, p. 104907, 2020. Doi: https://doi.org/10.1016/j.mejo.2020.104907.
[19] G. González-Díaz_Conti et al., "Hardware-Based Activation Function-Core for Neural Network Implementations," Electronics, vol. 11, no. 1, 2022. Doi: 10.3390/electronics11010014.
[20] H. M. Hussain, K. Benkrid, and H. Seker, "The Role of FPGAs as High Performance Computing Solution to Bioinformatics and Computational Biology Data," AIHLS, vol. 102, 2013.
[21] A. Eklund, P. Dufort, D. Forsberg, and S. M. LaConte, "Medical Image Processing on the GPU – Past, Present and Future," Med. Image Anal., vol. 17, no. 8, pp. 1073–1094, 2013. Doi: https://doi.org/10.1016/j.media.2013.05.008.
[22] A. HajiRassouliha, A. J. Taberner, M. P. Nash, and P. M. F. Nielsen, "Suitability of Recent Hardware Accelerators DSPS, FPGAS, and GPUS for Computer Vision and Image Processing Algorithms," Signal Process. Image Commun., vol. 68, pp. 101–119, 2018. Doi: https://doi.org/10.1016/j.image.2018.07.007.
[23] S. Asano, T. Maruyama, and Y. Yamaguchi, "Performance comparison of FPGA, GPU and CPU in Image Processing," in International Conference on Field Programmable Logic and Applications, pp. 126–131, 2009. Doi: 10.1109/FPL.2009.5272532.
[24] Mehboob Hasan Ahmed, Rutuja Jagtap, Roopal Pantode and Prof. S. S. Phule, "An FPGA Chip Identification Generator using Configurable Ring Oscillator," SSRG International Journal of Electronics and Communication Engineering, vol. 3, no. 4, pp. 10- 14, 2016. Crossref, https://doi.org/10.14445/23488549/IJECE-V3I4P103
[25] S. Afifi, H. GholamHosseini, and R. Sinha, "A System on Chip for Melanoma Detection using FPGA-Based SVM Classifier," Microprocess. Microsyst., vol. 65, pp. 57–68, 2019. Doi: https://doi.org/10.1016/j.micpro.2018.12.005.
[26] L. Fiolhais and H. Neto, "An Efficient Exact Fused Dot Product Processor in FPGA," in 28th International Conference on Field Programmable Logic and Applications FPL, pp. 327–3273, 2018. Doi: 10.1109/FPL.2018.00062.
[27] E.Ganesan and V.Sakthivel, "A Novel FPGA Design with Hybrid LUT / MUX Architecture," SSRG International Journal of Electronics and Communication Engineering, vol. 3, no. 11, pp. 6-8, 2016. Crossref, https://doi.org/10.14445/23488549/IJECE-V3I11P112
[28] S. Kim and R. A. Rutenbar, "An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA," in Proceedings of the on Great Lakes Symposium on VLSI, pp. 87–92, 2019. Doi: 10.1145/3299874.3318002.
[29] W. Chen, H. R. Pourghasemi, A. Kornejady, and N. Zhang, "Landslide Spatial Modeling: Introducing New Ensembles of ANN, Maxent, and SVM Machine Learning Techniques," Geoderma, vol. 305, pp. 314–327, 2017. Doi: https://doi.org/10.1016/j.geoderma.2017.06.020.