Call for Paper - Upcoming Issues

An Efficient FPGA-Based Adaptive Filter for ICA Implementation in Adaptive Noise Cancellation

International Journal of Electrical and Electronics Engineering
© 2023 by SSRG - IJEEE Journal
Volume 10 Issue 1
Year of Publication : 2023
Authors : M. R. Ezilarasan, J. Brittopari
10.14445/23488379/IJEEE-V10I1P111
pdf
How to Cite?

M. R. Ezilarasan, J. Brittopari, "An Efficient FPGA-Based Adaptive Filter for ICA Implementation in Adaptive Noise Cancellation," SSRG International Journal of Electrical and Electronics Engineering, vol. 10,  no. 1, pp. 117-127, 2023. Crossref, https://doi.org/10.14445/23488379/IJEEE-V10I1P111

Abstract:

This study's objective was to examine the theoretical conception and practical application of a digital adaptive filter to improve upon the conventional filters used in digital signal processing. In order to filter real-valued signals, this study will introduce an approach that combines Independent Component Analysis (ICA) with an adaptive filter. The approach is very noise-resistant because it can precisely estimate how much noise the input signal is subjected to. The suggested architecture is implemented using MATLAB. Two audio signals and a mixture of three audio signals are converted to Verilog using HDL coder and then synthesized using a Xilinx virtex-5 FPGA device. Compared to traditional ICA and adaptive filters for FPGA implementation, the suggested design offers a significant area reduction.

Keywords:

Blind Source Separation(BSS), Independent Component Analysis(ICA), Adaptive filter, Least mean Square(LMS), Field Programable Gate Array(FPGA).

References:

[1] Handong Bai et al., “FPGA Imsplementation of ICA Algorithm for Adaptive Noise Canceling,” International Conference on Awareness Science and Technology, pp. 452–456, 2011. Crossref, http://doi.org/10.1109/ICAwST.2011.6163193.
[2] P.S. Radhika, and N. Porutchelvam, "Architecture Design for an Adaptive Equalizer using LMS 2Tap Filters," SSRG International Journal of VLSI & Signal Processing, vol. 2, no. 1, pp. 6-8, 2015. Crossref, https://doi.org/10.14445/23942584/IJVSP-V2I1P102
[3] Dr.K. Nagi Reddy, "Adaptive Equalization of Binary Encoded Signals using LMS Algorithm," SSRG International Journal of Electronics and Communication Engineering, vol. 1, no. 7, pp. 1-7, 2014. Crossref, https://doi.org/10.14445/23488549/IJECEV1I7P101
[4] M. R. Ezilarasan, and J. B. Pari, “An Optimized Pipeline Based Blind Source Separation Architecture for FPGA Applications,” International Journal of Electrical and Electronics Research, vol. 10, no. 3, pp. 632–638, 2022. Crossref, https://doi.org/10.37391/IJEER.100336
[5] Ms.Manjula B.M, and Dr.Chirag Sharma, "FPGA Implementation of BCG Signal Filtering Scheme by using Weight Update Process," SSRG International Journal of VLSI & Signal Processing, vol. 3, no. 3, pp. 1-7, 2016. Crossref, https://doi.org/10.14445/23942584/IJVSP-V3I5P101
[6] Jyotishma Bharti, and Tarana Afrin Chandel, "Fault Tolerant Parallel Filter in Digital Communication Systems," SSRG International Journal of Electronics and Communication Engineering, vol. 4, no. 9, pp. 1-3, 2017. Crossref, https://doi.org/10.14445/23488549/IJECE-V4I9P101
[7] S. Haykin, “Adaptive Signal Processing,” Proceedings of the IEEE Ultrasonics Symposium, vol. 1. pp. 635–638, 1997. Crossref, https://doi.org/10.1109/ULTSYM.1997.663101
[8] P. Renukadevi, and M. Syed Mohamed, "A Secure Lossless Image Compression Based on Discrete Spatial Multilayer Perceptron with Semantic Polynomial Blue Fish Algorithm," International Journal of Engineering Trends and Technology, vol. 70, no. 3, pp. 212-221, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I3P224
[9] Atiq ur Rehman, Fahad Khan, and Baber Khan Jadoon, “Analysis of Adaptive Filter and ICA for Noise Cancellation from a Video Frame,” 2016 International Conference on Intelligent Systems Engineering, pp. 250–255, 2016. Crossref, https://doi.org/10.1109/INTELSE.2016.7475129.
[10] Britto Pari James, Vaithiyanathan Dhandapani, and Karuthapandian Mariammal, “An Optimized MAC Based Architecture for Adaptive Digital Filter,” Indian Journal of Engineering and Materials Sciences, vol. 27, no. 8, pp. 906–915, 2020.
[11] Arunjyothi Eddla, and Dr.VY. Jayasree Pappu, "FPGA Implementation of VM-CSA Fir Filter with Reduced Area and Delay Using Optimal Designs," International Journal of Engineering Trends and Technology, vol. 69, no. 9, pp. 203-211, 2021. Crossref, https://doi.org/10.14445/22315381/IJETT-V69I9P224
[12] Vinita Singh, Vaibhav Kumar Somani, and J Manikandan, “FPGA Implementation of Blind Source Separation Using a Novel ICA Algorithm,” 2017 IEEE International Conference on Consumer Electronics-Asia, pp. 67–71, 2017. Crossref, https://doi.org/10.1109/ICCE-ASIA.2017.8307845
[13] Sudhir Dagar, and Geeta Nijhawan, "Area Efficient Moving Object Detection using Spatial and Temporal Method in FPGA," International Journal of Engineering Trends and Technology, vol. 70, no. 9, pp. 138-147, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I9P214
[14] Arunadevi A et al., "A Review on Area Efficient Parallel FIR Digital Filter Implementation," SSRG International Journal of VLSI & Signal Processing, vol. 2, no. 1, pp. 13-16, 2015. Crossref, https://doi.org/10.14445/23942584/IJVSP-V2I1P104
[15] M. Sujith, and S. Padma, “Optimization of Harmonics with Active Power Filter Based on ADALINE Neural Network,” Microprocessors and Microsystem, vol. 73, p. 102976, 2020. Crossref, https://doi.org/10.1016/j.micpro.2019.102976.
[16] Sudharani, Chidananda Murthy M V, and M Z Kurian, "FPGA based Implementation of Interoperability of Wireless Mesh Network and Wi-Fi," International Journal of Computer Organization Trends and Technology, vol. 3, no. 3, pp. 13-18, 2013.
[17] N. Sathya, "An Area Efficient Denoising Architecture Using Adaptive Rank Order Filter," International Journal of Recent Engineering Science, vol. 1, no. 4, pp. 11-15, 2014. 
[18] Ahmed Elhossini, Shawki Areibi, and Robert Dony, “An FPGA Implementation of the LMS Adaptive Filter for Audio Processing,” IEEE International Conference on Reconfigurable Computing and FPGA's ReConFig, pp. 1-8, 2006. Crossref, https://doi.org/10.1109/RECONF.2006.307767
[19] Vidyasagar Talwar, and Prof. B.S.Sohi, "Dimensionality Reduction of Hyperspectral Image Using Different Methods," International Journal of Engineering Trends and Technology, vol. 69, no. 2, pp. 139-143, 2021. Crossref, https://doi.org/10.14445/22315381/IJETT-V69I2P220
[20] M. B. Yeary, and N. C. Griswold, “Adaptive IIR Filter Design for Single Sensor Applications,” IEEE Transactions on Instrumentation and Measurement, vol. 51, no. 2, pp. 259–267, 2002. Crossref, https://doi.org/10.1109/19.997822
[21] Sonali Lohbare, and Swati Dixit, "Elimination of Noise from Ambulatory ECG Signal using DWT," International Journal of Engineering Trends and Technology, vol. 70, no. 5, pp. 266-273, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I5P229
[22] Sandeep Kumar G, and Nilam Chheda, "Noise optimization using FIR Filter," SSRG International Journal of VLSI & Signal Processing, vol. 4, no. 2, pp. 28-33, 2017. Crossref, https://doi.org/10.14445/23942584/IJVSP-V4I3P106
[23] W. Huang et al., “Design Analysis of a Distributed Arithmetic Adaptive FIR Filter on an FPGA,” The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, vol. 1, no. 1, pp. 926–930, 2003. Crossref, https://doi.org/10.1109/acssc.2003.1292050