Cellular Automata Based 2D On-Chip Router for Power & Delay-Aware Operations

International Journal of Electrical and Electronics Engineering

© 2023 by SSRG - IJEEE Journal

Volume 10 Issue 7

Year of Publication : 2023

Authors : Trupti Nagrare, Abhay Kasetwar, Rasika Bamnote, M.W. Khanooni, Rahul Pethe, Sagar Pradhan

10.14445/23488379/IJEEE-V10I7P110

How to Cite?

Trupti Nagrare, Abhay Kasetwar, Rasika Bamnote, M.W. Khanooni, Rahul Pethe, Sagar Pradhan, "Cellular Automata Based 2D On-Chip Router for Power & Delay-Aware Operations," SSRG International Journal of Electrical and Electronics Engineering, vol. 10,  no. 7, pp. 110-115, 2023. Crossref, https://doi.org/10.14445/23488379/IJEEE-V10I7P110

Abstract:

In recent years, with the increasing demand for high-performance computing systems, there has been a growing need for developing on-chip communication systems that provide fast, efficient, and power-efficient communication. The design of cellular automata (CA) based 2D on-chip router is proposed in this study, which aims to address both power consumption and delay issues in on-chip communications. The proposed design utilizes a CA-based routing algorithm, which provides a simple and scalable solution to manage the routing paths in on-chip networks. The router architecture incorporates power and delay-aware optimization techniques to reduce power consumption and latency. The router has been designed and implemented in Verilog HDL and evaluated on an augmented set of Xilinx Virtex-7 FPGA platforms. The proposed on-chip router can be utilized in various applications, such as multi-core processors, network-on-chip architectures, and fieldprogrammable gate arrays. The router’s power and delay optimization features make it suitable for high-performance on-chip communication applications while minimizing power consumption and latency. The proposed cellular automata-based router outperforms the traditional router in terms of delay, energy, and throughput while occupying a smaller area. Specifically, the cellular automata-based router has 50 ns delay, 5 mJ energy consumption, and 5 Gbps throughput, occupying an area of 1000 um2 . In contrast, the traditional router has 100 ns delay, 10 mJ energy consumption, and 3 Gbps throughput, occupying an area of 2000 um2 for different use cases. Furthermore, the proposed technique performs best in throughput (4 Gbps) and worst in area (2200 um2 ).

Keywords:

Power, Delay, Cellular automata, On-chip router, Optimization.

References:

[1] Chayan Banerjee, and Amol Boke, “Cellular Automata Based Degree Priority Routing Algorithm for Irregular Mesh Topology NOCs,” International Journal of Computer Application, vol. 66, no. 22, pp. 40-44, 2013.
[Google Scholar] [Publisher Link]
[2] Muhammad Tehseen Qureshi et al., “Cellular Automata: A Review,” International Journal of Computer and Organization Trends, vol. 8, no. 5, pp. 1-9, 2018.
[Publisher Link]
[3] Young Sik Lee, Yong Wook Kim, and Tae Hee Han, “MRCN: Throughput-Oriented Multicast Routing for Customized Network-on-Chips,” IEEE Transactions on Parallel and Distributed Systems, vol. 34, no. 1, pp. 163-179, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Harikrishnan R, and S. Poongodi, “Satellite Image Classification Based on Fuzzy with Cellular Automata,” SSRG International Journal of Electronics and Communication Engineering, vol. 2, no. 3, pp. 34-38, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Junran Pu et al., “A Low Power and Low Area Router with Congestion-Aware Routing Algorithm for Spiking Neural Network Hardware Implementations,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 1, pp. 471-475, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Yi Liu et al., “A Q-Learning-Based Fault-Tolerant and Congestion-Aware Adaptive Routing Algorithm for Networks-on-Chip,” IEEE Embedded Systems Letters, vol. 14, no. 4, pp. 203-206, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Renjie Yao, and Yaoyao Ye, “Toward a High-Performance and Low-Loss Clos–Benes-Based Optical Network-on-Chip Architecture,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 12, pp. 4695-4706, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Narges Shahabinejad, and Hakem Beitollahi, “Q-Thermal: A Q-Learning-Based Thermal-Aware Routing Algorithm for 3-D Network On-Chips,” IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 10, no. 9, pp. 1482-1490, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Kung-Jui Pai et al., “Configuring Protection Routing via Completely Independent Spanning Trees in Dense Gaussian On-Chip Networks,” IEEE Transactions on Network Science and Engineering, vol. 9, no. 2, pp. 932-946, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Jing Wang, and Yaoyao Ye, “Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 9, pp. 1836-1849, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Peng Liu et al., “Building a Multi-FPGA- Based Emulation Framework to Support Networks-on-Chip Design and Verification,” International Journal of Electronics, vol. 97, no. 10, pp. 1241–1262, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Rashmi Chawla, “A5/1 Algorithm Based on Quantum-Dot Cellular Automata (QCA) Technology,” International Journal of P2P Network Trends and Technology (IJPTT), vol. 5, no. 1, pp. 15-24, 2015.
[Google Scholar] [Publisher Link]
[13] Yash Bishnoi et al., “Review Shop Store Quantum-Dot Cellular Automata,” SSRG International Journal of VLSI & Signal Processing, vol. 8, no. 1, pp. 1-4, 2021.
[CrossRef] [Publisher Link]
[14] Melvin T Balakrishnan, T. G. Venkatesh, and A. Vijaya Bhaskar, “Design and Implementation of Congestion Aware Router for Network-On-Chip,” Integration, vol. 88, pp. 43-57, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Assaf Shacham, Keren Bergman, and Luca P. Carloni, “Photonic Network-on-Chip for Future Generations of Chip Multiprocessors,” IEEE Transactions on Computers, vol. 57, no. 9, pp. 1246-1260, 2008.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Mengquan Li et al., “Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip,” IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, vol. 40, no. 2, pp. 260-273, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Mayukh Nath, Debayan Das, and Shreyas Sen, “A Multipole Approach Toward On-Chip Metal Routing for Reduced EM Side-Channel Leakage,” IEEE Microwave and Wireless Components Letters, vol. 31, no. 6, pp. 685-688, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Woo Joo Kim, Sung Hee Lee, and Sun Young Hwang, “Design of an Area Efficient and Low Power Hierarchical NoC Architecture Based on Circuit Switching,” IEICE Transactions on Fundamental of Electronics Communication and Computer Science, vol. 92, no. 3, pp. 890-899, 2009.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Chifeng Wang et al., “Area and Power- Efficient Innovative Network-on-Chip Architecture,” 2010 18th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), Pisa, Italy, pp. 533-539, 2010.
[CrossRef] [Google Scholar] [Publisher Link]