Area and Delay Efficient RNS-Based FIR Filter Design Using Fast Adders and Multipliers
| International Journal of Electrical and Electronics Engineering |
| © 2023 by SSRG - IJEEE Journal |
| Volume 10 Issue 10 |
| Year of Publication : 2023 |
| Authors : M. Balaji, N. Padmaja |
10.14445/23488379/IJEEE-V10I10P115
How to Cite?
M. Balaji, N. Padmaja, "Area and Delay Efficient RNS-Based FIR Filter Design Using Fast Adders and Multipliers," SSRG International Journal of Electrical and Electronics Engineering, vol. 10, no. 10, pp. 151-164, 2023. Crossref, https://doi.org/10.14445/23488379/IJEEE-V10I10P115
Abstract:
Speed and area are the primary design concerns in today’s digital age. Increasing the rate at which multiplications and additions are performed has always been necessary for developing cutting-edge technologies. Wallace and Dadda multipliers are among the fastest multipliers used in many processors to accomplish fast arithmetic operations. A novel approach to design a Lookup Table (LUT) multiplier and adder was proposed and implemented in the Finite Impulse Response (FIR) filter. To improve the Residue Number System (RNS) based FIR filter’s performance, several adders like Carry Look Ahead (CLA) adder, Kogge Stone Adder (KSA) and proposed adder architectures have also been implemented. Compared with the 16 taps with 32-bit proposed adder with LUT multiplier, the hardware resource utilization (Logic Elements) is decreased by 5.97% and in 32 taps with 16-bit combination, it reduces by 7.60%. Compared with 32 taps with 4- bit word length, the proposed adder with LUT multiplier in the highlighted combinations, the Fmax is increased by 19.28% and in 32 taps with 16-bit, it increases by 29.74%. The Low-pass RNS FIR filter is designed for a cutoff frequency of 50 Hz, generated filter coefficients in MATLAB, and implemented to denoise the ECG signal.
Keywords:
FIR filter, Dadda multiplier, Lookup Table, Logic Elements, ECG.
References:
[1] Grande Naga Jyothi, Kishore Sanapala, and A. Vijayalakshmi, “ASIC Implementation of Distributed Arithmetic Based FIR Filter Using RNS for High-Speed DSP Systems,” International Journal of Speech Technology, vol. 23, no. 2, pp. 259-264, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[2] Shaheen Khan, and Zainul Abdin Jaffery, “Modified High-Speed FIR Filter Using DA-RNS Architecture,” International Journal of Advanced Science and Technology, vol. 29, no. 4, pp. 554-570, 2020.
[Google Scholar] [Publisher Link]
[3] G. Reddy Hemantha, S. Varadarajan, and M.N. Giri Prasad, “FPGA Implementation of Speculative Prefix Accumulation-Driven RNS for High-Performance FIR Filter,” Innovations in Electronics and Communication Engineering, pp. 365-375, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Burhan Khurshid, and Roohie Naaz Mir, “An Efficient FIR Filter Structure Based on Technology-Optimized Multiply-Adder Unit Targeting LUT-Based FPGAs,” Circuits System and Signal Processing, vol. 36, pp. 600-639, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[5] E. Chitra, T. Vigneswaran, and S. Malarvizhi, “Analysis and Implementation of High Performance Reconfigurable Finite Impulse Response Filter Using Distributed Arithmetic,” Wireless Personal Communications, vol. 102, no. 4, pp. 3413-3425, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Lavanya Maddisetti, Ranjan K. Senapati, and J.V.R. Ravindra, Image Multiplication with a Power-Efficient Approximate Multiplier Using A 4:2 Compressor, Advances in Image and Data Processing Using VLSI Design, Smart Vision Systems, 13th ed., IOP Publishing Ltd, pp. 13-15, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Piotr Patronik, and Stanisław J. Piestrak, “Hardware/Software Approach to Designing Low-Power RNS-Enhanced Arithmetic Units,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 5, pp. 1031-1039, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Yufeng Xu, Yi Guo, and Shinji Kimura, “Approximate Multiplier Using Reordered 4–2 Compressor with OR-Based Error Compensation,” 2019 IEEE 13th International Conference on ASIC (ASICON), Chongqing, China, pp. 1-4, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Raj Kamal et al., “Efficient VLSI Architecture for FIR Filter Using DA-RNS,” 2014 International Conference on Electronics, Communication and Computational Engineering (ICECCE), Hosur, India, pp. 184- 187, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[10] E. Jagadeeswara Rao, and P. Samundiswary, “Error-Efficient Approximate Multiplier Design Using Rounding Based Approach for Image Smoothing Application,” Journal of Electronic Testing, vol. 37, pp. 623-631, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Bharat Garg, and Sujit Patel, “Reconfigurable Rounding Based Approximate Multiplier for Energy Efficient Multimedia Applications,” Wireless Personal Communications, vol. 118, pp. 919-931, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Seyed Amir Hossein Ejtahed, and Somayeh Timarch, “Efficient Approximate Multiplier Based on a New 1-Gate Approximate Compressor,” Circuits Systems and Signal Processing, vol. 41, pp. 2699-2718, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Mostafa Abbasmollaei et al., “A Power Constrained Approximate Multiplier with a High Level of Configurability,” Microprocessors and Microsystems, vol. 90, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Shaghayegh Vahdat et al., “LETAM: A Low Energy Truncation-Based Approximate Multiplier,” Computers & Electrical Engineering, vol. 63, pp. 1-17, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[15] T.K. Shahana et al., “Performance Analysis of FIR Digital Filter Design: RNS Versus Traditional,” 2007 International Symposium on Communications and Information Technologies, Sydney, NSW, Australia, pp. 1-5, 2007.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Jia Miao, and Shuguo Li, “A Novel Implementation of 4-Bit Carry Look-Ahead Adder,” 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC), Hsinchu, Taiwan, pp. 1-2, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Srinivasan Narayanamoorthy et al., “Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 6, pp. 1180-1184, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Nikolay N. Kucherov et al., “A High-Speed Residue-to-Binary Converter Based on Approximate Chinese Remainder Theorem,” 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), Moscow and St. Petersburg, Russia, pp. 325-328, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[19] H. Toyoshima, K. Satoh, and K. Ariyama, “High-Speed Hardware Algorithms for Chinese Remainder Theorem,” 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96, Atlanta, GA, USA, vol. 2, pp. 265-268, 1996.
[CrossRef] [Google Scholar] [Publisher Link]
[20] S. Chinnapparaj, and D. Somasundareswari, “Incorporation of Reduced Full Adder and Half Adder into Wallace Multiplier and Improved Carry-Save Adder for Digital FIR Filter,” Circuits and Systems, vol. 7, no. 9, pp. 2467-2475, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[21] G. Anusha, and P. Deepa, “Design of Approximate Adders and Multipliers for Error Tolerant Image Processing,” Microprocessors and Microsystems, vol. 72, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[22] M. Balaji, and N. Padmaja, “High-Speed DSP Pipelining and Retiming techniques for Distributed-Arithmetic RNS-based FIR Filter Design,” WSEAS Transactions on Systems and Control, vol. 17, pp. 549-556, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[23] S. Madhavi et al., “Implementation of Programmable FIR Filter Using Dadda Multiplier and Parallel Prefix Adder,” 2018 International Conference on Inventive Research in Computing Applications (ICIRCA), Coimbatore, India, pp. 585-589, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[24] H.R. Mahdiani et al., “Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, 2010.
[CrossRef] [Google Scholar] [Publisher Link]
[25] K. Vijetha, and B. Rajendra Naik, “High Performance Area Efficient DA Based FIR Filter for Concurrent Decision Feedback Equalizer,” International Journal of Speech Technology, vol. 23, no. 2, pp. 297-303, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[26] A. Uma, P. Kalpana, and T. Naveen Kumar, “Design of DA-Based FIR Filter Architectures Using LUT Reduction Techniques,” Proceedings of the International Conference on Microelectronics, Computing & Communication Systems, Springer, Singapore, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[27] Grande Naga Jyothi, and Sriadibhatla Sridevi, “Low Power, Low Area Adaptive Finite Impulse Response Filter Based on Memory Less Distributed Arithmetic,” Journal of Computational and Theoretical Nanoscience, vol. 15, no. 6-7, pp. 2003-2008, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[28] N. Sathya, “An Area Efficient Denoising Architecture Using Adaptive Rank Order Filter,” International Journal of Recent Engineering Science, vol. 1, no. 4, pp. 11-14, 2014.
[Publisher Link]
[29] Hamid M. Kamboh, and Shoab A. Khan, “An Algorithmic Transformation for FPGA Implementation of High Throughput Filters,” 2011 7th International Conference on Emerging Technologies, Islamabad, Pakistan, pp. 1-6, 2011.
[CrossRef] [Google Scholar] [Publisher Link]
[30] Pavel Lyakhov et al., “High-Performance Digital Filtering on Truncated Multiply-Accumulate Units in the Residue Number System,” IEEE Access, vol. 8, pp. 209181-209190, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[31] Dmitry Kaplun et al., “Optimization of the FIR Filter Structure in Finite Residue Field Algebra,” Electronics, vol. 7, no. 12, pp. 1-14, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[32] Veerabomma Supraja, Pasumarthy Nageswara Rao, and Mahendra Nanjappa Giri Prasad, “Supervised Learning-Based Noise Detection to Improve the Performance of Filter-Based ECG Signal Denoising,” SSRG International Journal of Electronics and Communication Engineering, vol. 10, no. 6, pp. 35-51, 2023.
[CrossRef] [Publisher Link]
[33] Che-Wei Tung, and Shih-Hsu Huang, “A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process,” IEEE Access, vol. 8, pp. 87367-87377, 2020.
[CrossRef] [Google Scholar] [Publisher Link]