Low-Power VLSI Architecture for Ternary Galois Field

International Journal of Electrical and Electronics Engineering

© 2024 by SSRG - IJEEE Journal

Volume 11 Issue 3

Year of Publication : 2024

Authors : B.V. Srividya, Nagarathna, A.R. Aswatha

10.14445/23488379/IJEEE-V11I3P109

How to Cite?

B.V. Srividya, Nagarathna, A.R. Aswatha, "Low-Power VLSI Architecture for Ternary Galois Field," SSRG International Journal of Electrical and Electronics Engineering, vol. 11,  no. 3, pp. 113-135, 2024. Crossref, https://doi.org/10.14445/23488379/IJEEE-V11I3P109

Abstract:

The cost of sending and receiving data has increased. Hence, storing and keeping the information secured has become more complex. This requires a secure connection in every application. Cryptography is one such possible solution that secures the data. In the modern world, cryptography is helpful in numerous applications such as social networking, Email, and ecommerce, in addition to defence-related ones. In predesigned interfaces like embedded systems, cryptography is the critical component. Most of the cryptographic algorithms, such as Advanced Encryption Standard (AES) and Elliptic Curve Cryptography (ECC), use modular operations involving Galois Field (GF) (pm ), where ‘p’, the base of the modular operations, is a prime number and ‘m’ represents the power. This research focuses on implementing the Ternary Galois Field (GF) (3m ) using the Forced Stack technique with low leakage power. Ternary Galois field implementation using the proposed Ternary Multiplexers and Ternary gates using the canonical expression is compared. This comparative analysis for different designs helps choose the best-optimised implementation methods concerning the number of ternary logic gates, transistors, and leakage power. Further, using the implemented Ternary Galois field elements, a module adder circuit is designed and implemented using a heuristic approach in Cadence Virtuoso.

Keywords:

Ternary Galois Field, Low power, VLSI circuits, Galois Field adder, Cryptography.

References:

[1] Subrata Das, Partha Sarathi Dasgupta, and Samar Sensarma, “Arithmetic Algorithms for Ternary Number System,” Progress in VLSI Design and Test, 16th International Symposium on VSLI Design and Test, pp. 111-120, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[2] A.P. Dhande, V.T. Ingole, and V.R. Ghiye, Ternary Digital System: Concepts and Applications, SM Online Publishers LLC, pp. 1-131, 2014.
[Google Scholar] [Publisher Link]
[3] Malachy Eaton, “Design and Construction of a Balanced Ternary ALU with Potential Future Cybernetic Intelligent Systems Applications,” 2012 IEEE 11th International Conference on Cybernetics, Intelligent Systems (CIS), Limerick, Ireland, pp. 30-35, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Xiao-Yuan Wang et al., “A Review on the Design of Ternary Logic Circuits,” Chinese Physics B, vol. 30, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[5] B. Srinivasu, and K. Sridharan, “A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 8, pp. 2146-2159, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[6] A.P. Dhande, Satish S. Narkhede, and Shridhar S. Dudam, “VLSI Implementation of Ternary Gates Using Tanner Tool,” 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, pp. 1-5, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Sneh Lata Murotiya, Anu Gupta, and Ayan Pandit, “CNTFET-Based Low Power Design of 4-Input Ternary XOR Function,” 2014 International Conference on Computer and Communication Technology (ICCCT), Allahabad, India, pp. 347-350, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[8] V.T. Gaikwad, and P.R. Deshmukh, “Design of CMOS Ternary Logic Family Based on Single Supply Voltage,” 2015 International Conference on Pervasive Computing (ICPC), Pune, India, pp. 1-6, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Ahmet Unutulmaz, and Cem Ünsalan, “Implementation and Applications of a Ternary Threshold Logic Gate,” Circuits, Systems, and Signal Processing, vol. 43, pp. 1192-1207, 2024.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Y. Sujatha, and K.N.V.S. Vijaya Lakshmi, “Applications of XOR Gate Using Ternary Logic,” International Journal of Creative Research Thoughts, vol. 5, no. 4, pp. 2450-2454, 2017.
[Publisher Link]
[11] Mingqiang Huang et al., “Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional Materials,” Applied Sciences, vol. 9, no. 20, pp. 1-13, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Vallabhuni Vijay et al., “Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits,” Journal of VLSI Circuits and Systems, vol. 4, no. 1, pp. 20-26, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Makani Nailesh Kishor, and Satish S. Narkhede, “A Novel FinFET-Based Approach for the Realisation of Ternary Gates,” ICTACT Journal on Microelectronics, vol. 2, no. 2, pp. 254-260, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Tabassum Khurshid, and Vikram Singh, “Energy Efficient Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits Using CNTFET,” AEU - International Journal of Electronics and Communications, vol. 163, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[15] P.A. Gowrisankar, “Design of Multi-Valued Ternary Logic Gates Based on Emerging Sub-32nm Technology,” 2017 Third International Conference on Science Technology Engineering & Management (ICONSTEM), Chennai, India, pp. 1023-1031, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Badugu Divya Madhuri, and Subramani Sunithamani, “Design of Ternary Logic Gates and Circuits Using GNRFETs,” IET Circuits, Devices & Systems, vol. 14, no. 7, pp. 972-979, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Zarin Tasnim Sandhie, Farid Uddin Ahmed, and Masud H. Chowdhury, “Design of Ternary Logic and Arithmetic Circuits Using GNRFET,” IEEE Open Journal of Nanotechnology, vol. 1, pp. 77-87, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Kushawaha Jyoti, and Satish Narkhede, “An Approach to Ternary Logic Gates Using FinFET,” AICTC’ 16 Proceedings of the International Conference on Advances in Information Communication Technology & Computing, pp. 1-6, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Sunmean Kim, Taeho Lim, and Seokhyeong Kang, “An Optimal Gate Design for the Synthesis of Ternary Logic Circuits,” 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jeju, Korea (South), pp. 476-481, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[20] A. Steegen et al., “65nm CMOS Technology for Low Power Applications,” IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest, Washington, USA, pp. 64-67, 2005.
[CrossRef] [Google Scholar] [Publisher Link]
[21] K. Koh et al., “Highly Manufacturable 100nm 6T Low Power SRAM with Single Poly-Si Gate Technology,” 2003 International Symposium on VLSI Technology, Systems and Applications, Hsinchu, Taiwan, pp. 64-67, 2003.
[CrossRef] [Google Scholar] [Publisher Link]
[22] S. Zhao et al., “Transistor Optimisation for Leakage Power Management in a 65nm CMOS Technology for Wireless and Mobile Applications,” 2004 Symposium on VLSI Technology, Honolulu, USA, pp. 14-15, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[23] C.H. Kim et al., “PVT-Aware Leakage Reduction for On-Die Caches with Improved Read Stability,” IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 170-178, 2006.
[CrossRef] [Google Scholar] [Publisher Link]
[24] K. Flautner et al., “Drowsy Caches: Simple Techniques for Reducing Leakage Power,” Proceedings 29th Annual International Symposium on Computer Architecture, Anchorage, USA, pp. 148-157, 2002.
[CrossRef] [Google Scholar] [Publisher Link]
[25] Aloke Saha, Narendra Deo Singh, and Dipankar Pal, “Efficient Ternary Comparator on CMOS Technology,” Microelectronics Journal, vol. 109, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[26] Ramzi A. Jaber et al., “CNFET-Based Designs of Ternary Half-Adder Using a Novel ‘Decoder-less’ Ternary Multiplexer Based on Unary Operators,” Microelectronics Journal, vol. 96, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[27] Rituraj Yadav, Ashish Sura, and Sunita Dahiya, “Half Adder Design Using Various Technologies and Comparison of Various Parameter Performance,” International Journal of Engineering Applied Sciences and Technology, vol. 6, no. 2, pp. 95-100, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[28] Jihad Mohamed Aljaam, Ramzi A. Jaber, and Somaya Ali Al-Maadeed, “Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders,” IEEE Access, vol. 9, pp. 56726-56735, 2021.
[CrossRef] [Google Scholar] [Publisher Link]