Design and Analysis of High-Speed Sub-Threshold Operating Voltage Domino Logic

International Journal of Electrical and Electronics Engineering

© 2024 by SSRG - IJEEE Journal

Volume 11 Issue 8

Year of Publication : 2024

Authors : N. Kurumaiah, M. Kezia Joseph, P. Chandra Sekhar

10.14445/23488379/IJEEE-V11I8P115

How to Cite?

N. Kurumaiah, M. Kezia Joseph, P. Chandra Sekhar, "Design and Analysis of High-Speed Sub-Threshold Operating Voltage Domino Logic," SSRG International Journal of Electrical and Electronics Engineering, vol. 11,  no. 8, pp. 168-176, 2024. Crossref, https://doi.org/10.14445/23488379/IJEEE-V11I8P115

Abstract:

The development and application of CMOS VLSI semiconductor circuits employing sub-micron technology has faced significant challenges, specifically related to issues of latency and power usage. This paper presents the HSSODL technique, a novel approach for designing CMOS logic gates that minimize leakage current. The goal of this methodology has been to minimize energy consumption due to leakage while also improving digital circuit efficiency in terms of distortion. The suggested technique is utilized to create 16-bit OR gates, which are then simulated with Cadence's CMOS 45nm technology. The simulation results were evaluated by comparing Unity Noise Gain (UNG), power utilization, and latency. The findings from the simulation demonstrate that the suggested domino logic technique decreases the latency by a minimum of 35%. Overall, power usage and energy dissipation are lower than in contemporary domino logic techniques.

Keywords:

CMOS, HSSOD, UNG, Power utilization, Delay.

References:

[1] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits,” Proceedings of the IEEE, vol. 91, no. 2, pp. 305-327, 2003.
[CrossRef] [Google Scholar] [Publisher Link]
[2] M. Anis, S. Areibi, and M. Elmasry, “Design and Optimization of Multi-Threshold CMOS (MTCMOS) Circuit,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1324-1342, 2003.
[CrossRef] [Google Scholar] [Publisher Link]
[3] Ali Dadashi, Omid Mirmotahari, and Yngvar Berg, “NP Domino, Ultra-Low-Voltage, High-Speed, Dual-Rail, CMOS NOR Gates,” Circuits and Systems, vol. 7, no. 8, pp. 1916-1926, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Ali Peiravi, and Mohammad Asyaei, “Robust Low Leakage Controlled Keeper by Current-Comparison Domino for Wide Fan-in Gates,” Integration, vol. 45, no. 1, pp. 22-32, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Brajesh Kumar Kaushik, and Manoj Kumar Majumder, “Carbon Nanotube-Based VLSI Interconnects - Analysis and Design, Springer New Delhi, 1st ed., 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Mohammad Hossein Moaiyeri, and Farzad Razi, “Performance Analysis and Enhancement of 10-nm GAA CNTFET-Based Circuits in the Presence of CNT-Metal Contact Resistance,” Journal of Computational Electronics, vol. 16, no. 2, pp. 240-252, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Sherif M. Sharroush et al., “Impact of Technology Scaling on the Performance of Domino CMOS Logic,” 2008 International Conference on Electronic Design, Penang, Malaysia, pp. 1-7, 2008.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Mohammad Hossein Moaiyeri, Molood Nasiri, and Nooshin Khastoo, “An Efficient Ternary Serial Adder Based on Carbon Nanotube FETs,” Engineering Science and Technology, an International Journal, vol. 19, no. 1, pp. 271-278, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Farshad Moradi, Hamid Mahmoodi, and Ali Peiravi, “A High Speed and Leakage-Tolerant Domino Logic for High Fan-in Gates,” Proceedings of the 15th ACM Great Lakes Symposium on VLSI (GLSVLSI), Chicago, IUSA, 2005.
[Google Scholar] [Publisher Link]
[10] Ajay Dadoria et al., “A Novel High-Performance Leakage-Tolerant Wide Fan-In Domino Logic Circuit in Deep Sub-Micron Technology,” Circuits and Systems, vol. 6, no. 4, pp. 103-111, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Mansi Jhamb, Garima, and Himanshu Lohani, “Design Implementation and Performance Comparison of Multiplier Topologies in Power-Delay Space,” Engineering Science and Technology, an International Journal, vol. 19, no. 1, pp. 355-363, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[12] H. Mahmoodi-Meimand, and K. Roy Diode, “Footed Domino: A Leakage Tolerant High Fan-In Dynamic Circuit Design Style,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 3, pp. 495-503, 2004.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Pooria Parvizi, Reza Sabbaghi-Nadooshan, and Mohammad Bagher Tavakoli, “Design of Low Power Fast Full Adder Using Domino Logic Based on Magnetic Tunnel Junction and Memristor,” Revista INGENIERÍA UC, vol. 27, no. 3, pp. 282-293, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Gurjeet Kaur, and Gurmohan Singh, “Analysis of Low Power CMOS Current Comparison Domino Logic Circuits in Ultra Deep Submicron Technologies,” International Journal of Computer Applications, vol. 88, no. 7, pp. 44-49, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Smita Singhal, and Anu Mehra, “Gated Clock and Revised Keeper (GCRK) Domino Logic Design in 16 nm CMOS Technology,” IETE Journal of Research, vol. 69, no. 3, pp. 1686-1693, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Vikash Vishwakarma, Saurabh Kumar, and R.K. Chauhan, “Domino Logic Buffer Circuit with Reduced Voltage Swing for Energy Efficient Application,” Emerging Trends in IoT and Computing Technologies, 1st ed., Routledge, 2023.
[Google Scholar] [Publisher Link]
[17] Sandeep Garg et al., “Impact of Silicon Stacked Transistors on Nano Scale Domino Logic,” Silicon, vol. 14, pp. 8455-8465, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Komal Shrivastava et al., “Sub-Threshold Voltage Operated High Speed Domino Logic OR and AND Gates,” ECS Transactions, vol. 107, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Tarun K. Gupta, and Kavita Khare, “Lector with Footed-Diode Inverter: A Technique for Leakage Reduction in Domino Circuits,” Circuits, Systems, and Signal Processing, vol. 32, no. 6, pp. 2707-2722, 2013.
[CrossRef] [Google Scholar] [Publisher Link]
[20] Sherif A. Tawfik, and Volkan Kursun, “High-Speed finFET Domino Logic Circuits with Independent Gate-Biased Double-Gate Keepers Providing Dynamically Adjusted Immunity to Noise,” 2007 Internatonal Conference on Microelectronics, Cairo, Egypt, pp. 175-178, 2007.
[CrossRef] [Google Scholar] [Publisher Link]
[21] Na Gong et al., “Analysis and Optimization of Leakage Current Characteristics in Sub-65 Nm Dual Vt Footed Domino Circuits,” Microelectronics Journal, vol. 39, no. 9, pp. 1149-1155, 2008.
[CrossRef] [Google Scholar] [Publisher Link]
[22] Kurumaiah N., M. Kezia Joseph, and P. Chandra Sekhar, “Design and Analysis of an Efficient Low Power Low Delay Low Leakage Clock Keeper Domino Logic,” e-Prime - Advances in Electrical Engineering, Electronics and Energy, vol. 8, 2024.[CrossRef] [Google Scholar] [Publisher Link]