Performance Evaluation of Ultra-Low Power ADCs in Energy Harvesting Systems

International Journal of Electrical and Electronics Engineering
© 2024 by SSRG - IJEEE Journal
Volume 11 Issue 8
Year of Publication : 2024
Authors : S. Puneeth, C. Anjanappa, L. Madan Kumar, H. Hema, J. Dharanish, Bheemraj, D.C. Madaiah
pdf
How to Cite?

S. Puneeth, C. Anjanappa, L. Madan Kumar, H. Hema, J. Dharanish, Bheemraj, D.C. Madaiah, "Performance Evaluation of Ultra-Low Power ADCs in Energy Harvesting Systems," SSRG International Journal of Electrical and Electronics Engineering, vol. 11,  no. 8, pp. 226-235, 2024. Crossref, https://doi.org/10.14445/23488379/IJEEE-V11I8P120

Abstract:

Quality healthcare has become more relevant than ever before in the history of humanity. There is an ardent need to develop affordable remedies in the healthcare sector. The contemporary market landscape insists that all upcoming designs are low power and portative. This necessity peaked during the COVID-19 pandemic. In any biological data acquisition/monitoring system, the signals are continuous. These analog signals are usually amplified, filtered and converted into digital codes for ease of further processing. Thus making an Analog to Digital Converter (ADC) an integral part of every bio-medical data acquisition system. Successive Approximation Register (SAR) ADCs have many potential biomedical applications due to their ability to accurately convert analog signals into digital form. SAR ADCs used in biomedical applications include Electroencephalography (EEG), Electromyography (EMG), Electrocardiography (ECG), Blood glucose monitoring, and Magnetic Resonance Imaging (MRI). These versatile ADCs are essential components in advancing healthcare technology facilitating accurate diagnosis and treatment. The proposed ADC consumes low power and, hence, is suitable for mobile healthcare devices.

Keywords:

Analog to Digital Converter, Electrocardiography, Digital to Analog Converter, Sample and hold, Logarithmic search, Bandwidth of operation.

References:

[1] Pranati Ghoshal et al., “An Energy and Area Efficient SC SAR ADC Structure Based on Multi Level Capacitor Switching Technique,” 2017 Devices for Integrated Circuit (DevIC), Kalyani, India, pp. 574-577, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[2] Shuenn-Yuh Lee et al., “Low-Power Wireless ECG Acquisition and Classification System for Body Sensor Networks,” IEEE Journal of Biomedical and Health Informatics, vol. 19, no. 1, pp. 236-246, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[3] Dadian Zhou et al., “A 13-Bit 260MS/s Power-Efficient Pipeline ADC Using a Current-Reuse Technique and Interstage Gain and Nonlinearity Errors Calibration,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 9, pp. 3373-3383, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Hasan Molaei, and Khosrow Hajsadeghi, “A Low-Power Comparator-Reduced Flash ADC Using Dynamic Comparators,” 2017 24th IEEE International Conference on Electronics, Circuits and Systems, Batumi, Georgia, pp. 5-8, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Samprajani Rout, Samaneh Babayan-Mashhadi, and Wouter A. Serdijn, “A Subthreshold Source-Coupled Logic Based Time-Domain Comparator for SAR ADC Based Cardiac Front-Ends,” 2019 IEEE Asia Pacific Conference on Circuits and Systems, Bangkok, Thailand, pp. 17-20, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Siyu Tan et al., “A Continuous-Time Delta-Sigma ADC with Integrated Digital Background Calibration,” Analog Integrated Circuits and Signal Processing, vol. 89, no. 2, pp. 273-282, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Jianwei Liu et al., “Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 7, pp. 2603-2607, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Tsung-Heng Tsai et al., “Low-Power Analog Integrated Circuits for Wireless ECG Acquisition Systems,” IEEE Transactions on Information Technology in Biomedicine, vol. 16, no. 5, pp. 907-917, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Atiyeh Karimlou, and Mohammad Yavari, “A Low-Power Delta-Modulation-Based ADC for Wearable Electrocardiogram Sensors,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 9, pp. 3670-3674, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Babita Jajodia, Anil Mahanta, and Shaik Rafi Ahamed, “Energy-Efficient DAC Switching Technique for Single-Ended SAR ADCs,” AEU - International Journal of Electronics and Communications, vol. 124, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Luis Miguel Carvalho Freitas, and Fernando Morgado-Dias, “Design Improvements on Fast, High-Order, Incremental Sigma-Delta ADCs for Low-Noise Stacked CMOS Image Sensors,” Electronics, vol. 10, no. 16, pp. 1-27, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[12] Peiyuan Wan et al., “A Power-Efficient Pipelined ADC with an Inherent Linear 1-Bit Flip-Around DAC,” Electronics, vol. 9, no. 1, pp. 1-13, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Hong-Hai Thai, Cong-Kha Pham, and Duc-Hung Le, “Design of a Low-Power and Low-Area 8-Bit Flash ADC Using a Double-Tail Comparator on 180 nm CMOS Process,” Sensors, vol. 23, no. 1, pp. 1-17, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Wei Mao et al., “A Low Power 12-Bit 1-kS/s SAR ADC for Biomedical Signal Processing,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 2, pp. 477-488, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Botao Miao et al., “ΣΔ ADC Based Current Mode Power Supply Controller with Digital Voltage Loop,” 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, Austin, TX, USA, pp. 1582-1588, 2008.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Shinwoong Park, and Sanjay Raman, “Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 3, pp. 679-690, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Yuyuan Tian et al., “A Low-Noise and Low-Power Multi-Channel ECG AFE Based on Orthogonal Current-Reuse Amplifier,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 8, pp. 3167-3177, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Yi-Ting Yang et al., “A Delta-Sigma ADC Design for a Wearable ECG Application,” 2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW), Yilan, Taiwan, pp. 1-2, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Mohammad Tohidi, Jens Kargaard Madsen, and Farshad Moradi, “Low-Power High-Input-Impedance EEG Signal Acquisition SoC with Fully Integrated IA and Signal-Specific ADC for Wearable Applications,” IEEE Transactions on Biomedical Circuits and Systems, vol. 13, no. 6, pp. 1437-1450, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[20] Pierre-Yves Robert et al., “An Ultra-Low-Power Successive-Approximation-Based ADC for Implantable Sensing Devices,” 2006 49th IEEE International Midwest Symposium on Circuits and Systems, San Juan, PR, USA, pp. 7-11, 2006. [CrossRef] [Google Scholar] [Publisher Link]
[21] Haitao Li, C. Sam Boling, and Andrew J. Mason, “CMOS Amperometric ADC with High Sensitivity, Dynamic Range and Power Efficiency for Air Quality Monitoring,” IEEE Transactions on Biomedical Circuits and Systems, vol. 10, no. 4, pp. 817-827, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[22] Debajit Bhattacharya, and Niraj K. Jha, “FinFETs: From Devices to Architectures,” Advances in Electronics, vol. 2014, no. 1, pp. 1-21, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[23] N. Verma, and D. Mishra, “New Approach to Design D-Flip Flop and Two Bit Down Counter Using Optical Micro-Ring Resonator for High Speed Data Processing,” SN Applied Sciences, vol. 2, no. 4, pp. 1-13, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[24] F. Yuan, M. Youssef, and Yichuang Sun, “Efficient Modeling and Analysis of Clock Feed-through and Charge Injection of Switched Current Circuits,” Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555), Toronto, Ontario, Canada, vol. 1, pp. 573-578, 2001.
[CrossRef] [Google Scholar] [Publisher Link]
[25] Tasnim B. Nazzal, and Soliman A. Mahmoud, “Low-Power Bootstrapped Sample and Hold Circuit for Analog-to-Digital Converters,” 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), Abu Dhabi, United Arab Emirates, pp. 1-4, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[26] Hongli Gao et al., “A Novel Low-Power and High-Speed Master-Slave D Flip-Flop,” TENCON 2006 - 2006 IEEE Region 10 Conference, Hong Kong, China, pp. 1-4, 2006.
[CrossRef] [Google Scholar] [Publisher Link]
[27] Jun Liu et al., “A Design of 16-Bit High Speed DAC with Segmented R2R Load,” 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology, Kunming, China, pp. 1-3, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[28] Jesse Coulon, and Jin Liu, “A Diode-Based D-2D DAC Architecture with Leakage Current Compensation for Ultra-Low Power Application,” 2022 IEEE International Symposium on Circuits and Systems, Austin, TX, USA, pp. 1445-1448, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[29] Yao Wang et al., “A Low-Power High-Speed Dynamic Comparator with a Transconductance-Enhanced Latching Stage,” IEEE Access, vol. 7, pp. 93396-93403, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[30] T. Esther et al., “SAR ADC - Binary Search Algorithm for Highly Encrypted Wearable Medical Devices Used in Hostile Environment,” 2022 International Conference on Wireless Communications Signal Processing and Networking (WiSPNET), Chennai, India, pp. 158-162, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[31] Frank M. Yaul, and Anantha P. Chandrakasan, “A 10 Bit SAR ADC with Data-Dependent Energy Reduction Using LSB-First Successive Approximation,” IEEE Journal of Solid-State Circuits, vol. 49, no. 12, pp. 2825-2834, 2014.
[CrossRef] [Google Scholar] [Publisher Link]