Effectual Application of a digital apparatuses founded on embedded processor

International Journal of VLSI & Signal Processing

© 2017 by SSRG - IJVSP Journal

Volume 4 Issue 3

Year of Publication : 2017

Authors : S.NelisaRejin and A.Sana Unita

10.14445/23942584/IJVSP-V4I5P105

How to Cite?

S.NelisaRejin and A.Sana Unita, "Effectual Application of a digital apparatuses founded on embedded processor," SSRG International Journal of VLSI & Signal Processing, vol. 4,  no. 3, pp. 21-25, 2017. Crossref, https://doi.org/10.14445/23942584/IJVSP-V4I5P105

Abstract:

A stimulating task for test engineers are Testing core based System on Chip. To check the whole SOC at a time with determinederrortreatment, test engineers desire to investigateevery one IP-core independently. At rapidityanalysisconsumingperipheral testers is furthercostlysince of gigahertz processor. The resolution of this proposal is to improveratecapable and malleable test approach for testing digital IP-cores. The projectingtheme of the methodology is to use embedded controller to validate the IP-core. The innovative feature is that there is no requisite of test pattern generator and output response analyser as embedded controller achieves the purpose of both.This methodology has numerousbenefits such as speed testing, low cost, a smaller amountrange overhead and better flexibility meanwhileutmost of the testing procedure is created by using software.

Keywords:

System on Chip, digital IP-cores, embedded controller, flexibility.

References:

[1] E. Sanchez, M. Sonza Reorda, G. Squillero, M. Violante, (2005)“Automatic Generation of Test Sets for SBST of Microprocessor IP Cores” Integrated Circuits and Systems Design, 18th Symposium, pp.74-79.
[2] Delong T.A., Johnson B.W., Profeta J.A, (1996) “A Fault Injection Technique for VHDL Behavioural-Level Models”. IEEE Design & Test of Computers, Winter pp. 24-33.
[3] C. A. Papachristou F. Martin M. Nourani, (1999) “Microprocessor Based Testing for Core-Based System on Chip” Design Automation Conference, Proceedings 36th, pp.586-591.
[4] Khaled Elshafey and Ahmed Elhosiny, (2006) “On-line testing and diagnosis of Microcontrollers”The Arabian Journal for Science and Engineering, vol.32, No.2C, pp.103-108.International Journal of VLSI design &Communication Systems (VLSICS) Vol.3, No.2, April 2012.
[5] Li chen, Sujit dey, (2001)“Software-Based Self-Testing Methodology for Processor Cores” IEEE transactions on computer-aided design of integrated circuits and systems, vol. 20, No. 3, pp.369-380.
[6] Leos Kafka Ondrej Novak, (2006) “FPGA-based fault simulator” Design and Diagnostics of Electronic Circuits and systems, pp.272-276.
[7] Joydeep Ray, James C. Hoe, (2003) “High-Level Modelling and FPGA Prototyping ofMicroprocessors”, Proceedings of the ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, pp.100- 107.
[8] Mansour H. Assaf, Leslie-Ann Moore, Sunil R. Das, Emil M. Petriu, Satyendra N. Biswas, and Altaf Hossain, (2009)“Logic Fault Test Simulation Environment for IP Core-Based Digital Systems” , Circuits and Systems, MWSCAS, 52nd IEEE International Midwest Symposium, pp.1203-1206.
[9] F. Corno, M. Sonza Reorda, G. Squillero, M. Violante, (2001) “On the Test of Microprocessor IP Cores” Design, Automation and Test in Europe, Conference and Exhibition Proceedings, pp.209- 213.
[10] Yervant Zorian, (2000) “Emerging Trends in VLSI Test and Diagnosis”, VLSI, Proceedings IEEE Computer Society Workshop”, pp.21-27.
[11] N. Kranitis, A. Paschalis, D. Gizopoulos, Y. Zorian, (2002)“Effective Software Self-TestMethodology for Processor Cores” Design, Automation and Test in Europe Conference and Exhibition Proceedings, pp.592-597.
[12] Michael L.Bushnell , Vishwani D. Agrawal “Essentials of electronic testing for digital, memoryand Mixed-signal VLSI circuits”Kluwer Academic Publishers.