Architecture Design for an Adaptive Equalizer using LMS 2Tap filters

International Journal of VLSI & Signal Processing

© 2015 by SSRG - IJVSP Journal

Volume 2 Issue 1

Year of Publication : 2015

Authors : P.S. Radhika and N.Porutchelvam

10.14445/23942584/IJVSP-V2I1P102

How to Cite?

P.S. Radhika and N.Porutchelvam, "Architecture Design for an Adaptive Equalizer using LMS 2Tap filters," SSRG International Journal of VLSI & Signal Processing, vol. 2,  no. 1, pp. 6-8, 2015. Crossref, https://doi.org/10.14445/23942584/IJVSP-V2I1P102

Abstract:

In this paper, an adaptive equalizer using LMS algorithm has been simulated using Modelsim software. Also the variants of LMS algorithm signsign, sign-data and sign-error are simulated for low complexity adaptive equalizer. Analysis of mean squared errors for LMS and its variants have been done. From the results of Modelsim, input data is taken for VHDL code simulation of LMS adaptive equalizer. The output from VHDL simulation is plotted using Modelsim. The two tap process method has improves the Architecture and the LMS adaptive equalizer is discussed here and simulation results have been obtained. The Xilinx simulation used for to finding the error data.

Keywords:

LMS Filter, Adaptive Equalizer, Model Sim, Xilinx.

References:

[1] K. R. Borisagar, G. R. kulkarni “Simulation and Comparative Analysis of LMS and RLS Algorithms Using Real Time Speech Input Signal” GJRE, 2010.
[2] K. R. Borisagar and G. R. Kulkarni Simulation and performance analysis of adaptive filter in real time noise over conventional fixed filter” International Conference on Communication Systems and Network Technologies, 2012. 
[3] Zhu Quanqing,Li Haihua,Zou Xuecheng and Shen Xubang “125 MHZ mix signal adaptive equalizer for fast Ethernet applications,”2003.
[4] Nabeel Shirazi, Al Walters,and Peter Athanas,”Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computing Machines,”1995.
[5] Simon Haykins, Adaptive filter theory, Pearson Education, IV Edition , 2003.
[6] John R.Treichler,C.Richard Johnson and Jr.Michael G.Larimore, Theory and design of adaptive filters, Prentice Hall of India, 2002.
[7] Y. Yi, R. Woods, L.-K. Ting, and C. F. N. Cowan, “High speed FPGA-based implementations of delayed-LMS filters,” J. Very Large Scale Integr. (VLSI) Signal Process., vol. 39, nos. 1–2, pp. 113–131, Jan. 2005.
[8] L. D. Van and W. S. Feng, “An efficient systolic architecture for the DLMS adaptive filter and its applications,” IEEE Trans. Circuits Syst. II, Analog Digital Signal Process., vol. 48, no. 4, pp. 359–366,
Apr. 2001.
[9] L.-K. Ting, R. Woods, and C. F. N. Cowan, “Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 1, pp. 86–99, Jan. 2005.